477 related articles for article (PubMed ID: 11011795)
1. FPNA: interaction between FPGA and neural computation.
Girau B
Int J Neural Syst; 2000 Jun; 10(3):243-59. PubMed ID: 11011795
[TBL] [Abstract][Full Text] [Related]
2. Architectures for high-performance FPGA implementations of neural models.
Weinstein RK; Lee RH
J Neural Eng; 2006 Mar; 3(1):21-34. PubMed ID: 16510939
[TBL] [Abstract][Full Text] [Related]
3. Event management for large scale event-driven digital hardware spiking neural networks.
Caron LC; D'Haene M; Mailhot F; Schrauwen B; Rouat J
Neural Netw; 2013 Sep; 45():83-93. PubMed ID: 23522624
[TBL] [Abstract][Full Text] [Related]
4. An FPGA hardware/software co-design towards evolvable spiking neural networks for robotics application.
Johnston SP; Prasad G; Maguire L; McGinnity TM
Int J Neural Syst; 2010 Dec; 20(6):447-61. PubMed ID: 21117269
[TBL] [Abstract][Full Text] [Related]
5. Compact hardware liquid state machines on FPGA for real-time speech recognition.
Schrauwen B; D'Haene M; Verstraeten D; Campenhout JV
Neural Netw; 2008; 21(2-3):511-23. PubMed ID: 18222634
[TBL] [Abstract][Full Text] [Related]
6. The role of the asymptotic dynamics in the design of FPGA-based hardware implementations of gIF-type neural networks.
Rostro-Gonzalez H; Cessac B; Girau B; Torres-Huitzil C
J Physiol Paris; 2011; 105(1-3):91-7. PubMed ID: 21964248
[TBL] [Abstract][Full Text] [Related]
7. Hardware implementation of stochastic spiking neural networks.
Rosselló JL; Canals V; Morro A; Oliver A
Int J Neural Syst; 2012 Aug; 22(4):1250014. PubMed ID: 22830964
[TBL] [Abstract][Full Text] [Related]
8. Distributed large-scale graph processing on FPGAs.
Sahebi A; Barbone M; Procaccini M; Luk W; Gaydadjiev G; Giorgi R
J Big Data; 2023; 10(1):95. PubMed ID: 37283690
[TBL] [Abstract][Full Text] [Related]
9. FPGA implementation of a stochastic neural network for monotonic pseudo-Boolean optimization.
Grossi G; Pedersini F
Neural Netw; 2008 Aug; 21(6):872-9. PubMed ID: 18684590
[TBL] [Abstract][Full Text] [Related]
10. Smart Capture Modules for Direct Sensor-to-FPGA Interfaces.
Oballe-Peinado Ó; Vidal-Verdú F; Sánchez-Durán JA; Castellanos-Ramos J; Hidalgo-López JA
Sensors (Basel); 2015 Dec; 15(12):31762-80. PubMed ID: 26694403
[TBL] [Abstract][Full Text] [Related]
11. Methodology and design flow for assisted neural-model implementations in FPGAs.
Weinstein RK; Reid MS; Lee RH
IEEE Trans Neural Syst Rehabil Eng; 2007 Mar; 15(1):83-93. PubMed ID: 17436880
[TBL] [Abstract][Full Text] [Related]
12. Synchronization of Hindmarsh Rose Neurons.
S A M; A H M
Neural Netw; 2020 Mar; 123():372-380. PubMed ID: 31901566
[TBL] [Abstract][Full Text] [Related]
13. FPGA implementation of a pyramidal Weightless Neural Networks learning system.
Al-Alawi R
Int J Neural Syst; 2003 Aug; 13(4):225-37. PubMed ID: 12964210
[TBL] [Abstract][Full Text] [Related]
14. The impact of arithmetic representation on implementing MLP-BP on FPGAs: a study.
Savich AW; Moussa M; Areibi S
IEEE Trans Neural Netw; 2007 Jan; 18(1):240-52. PubMed ID: 17278475
[TBL] [Abstract][Full Text] [Related]
15. FPGA implementation of self organizing map with digital phase locked loops.
Hikawa H
Neural Netw; 2005; 18(5-6):514-22. PubMed ID: 16095877
[TBL] [Abstract][Full Text] [Related]
16. Real-time neural network inversion on the SRC-6e reconfigurable computer.
Duren RW; Marks RJ; Reynolds PD; Trumbo ML
IEEE Trans Neural Netw; 2007 May; 18(3):889-901. PubMed ID: 17526353
[TBL] [Abstract][Full Text] [Related]
17. Optimization of Deep Neural Networks Using SoCs with OpenCL.
Gadea-Gironés R; Colom-Palero R; Herrero-Bosch V
Sensors (Basel); 2018 Apr; 18(5):. PubMed ID: 29710875
[TBL] [Abstract][Full Text] [Related]
18. High-performance reconfigurable hardware architecture for restricted Boltzmann machines.
Ly DL; Chow P
IEEE Trans Neural Netw; 2010 Nov; 21(11):1780-92. PubMed ID: 20858578
[TBL] [Abstract][Full Text] [Related]
19. Feedforward neural network implementation in FPGA using layer multiplexing for effective resource utilization.
Himavathi S; Anitha D; Muthuramalingam A
IEEE Trans Neural Netw; 2007 May; 18(3):880-8. PubMed ID: 17526352
[TBL] [Abstract][Full Text] [Related]
20. VLSI implementation of neural networks.
Wilamowski BM; Binfet J; Kaynak MO
Int J Neural Syst; 2000 Jun; 10(3):191-7. PubMed ID: 11011791
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
