These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
102 related articles for article (PubMed ID: 18244561)
1. Digital implementation of hierarchical vector quantization. Bracco M; Ridella S; Zunino R IEEE Trans Neural Netw; 2003; 14(5):1072-84. PubMed ID: 18244561 [TBL] [Abstract][Full Text] [Related]
2. A Digital Hardware Realization for Spiking Model of Cutaneous Mechanoreceptor. Salimi-Nezhad N; Amiri M; Falotico E; Laschi C Front Neurosci; 2018; 12():322. PubMed ID: 29937707 [TBL] [Abstract][Full Text] [Related]
3. FPGA implementation of self organizing map with digital phase locked loops. Hikawa H Neural Netw; 2005; 18(5-6):514-22. PubMed ID: 16095877 [TBL] [Abstract][Full Text] [Related]
4. A digital architecture for support vector machines: theory, algorithm, and FPGA implementation. Anguita D; Boni A; Ridella S IEEE Trans Neural Netw; 2003; 14(5):993-1009. PubMed ID: 18244555 [TBL] [Abstract][Full Text] [Related]
5. A time digitizer for space instrumentation using a field programmable gate array. Rogacki S; Zurbuchen TH Rev Sci Instrum; 2013 Aug; 84(8):083107. PubMed ID: 24007053 [TBL] [Abstract][Full Text] [Related]
6. All-Digital Time-Domain CMOS Smart Temperature Sensor with On-Chip Linearity Enhancement. Chen CC; Chen CL; Lin Y Sensors (Basel); 2016 Jan; 16(2):176. PubMed ID: 26840316 [TBL] [Abstract][Full Text] [Related]
7. A VLSI neural processor for image data compression using self-organization networks. Fang WC; Sheu BJ; Chen OC; Choi J IEEE Trans Neural Netw; 1992; 3(3):506-18. PubMed ID: 18276454 [TBL] [Abstract][Full Text] [Related]
8. Efficient BinDCT hardware architecture exploration and implementation on FPGA. Ben Abdelali A; Chatti I; Hannachi M; Mtibaa A J Adv Res; 2016 Nov; 7(6):909-922. PubMed ID: 27699066 [TBL] [Abstract][Full Text] [Related]
9. FPGA implementation of Generalized Hebbian Algorithm for texture classification. Lin SJ; Hwang WJ; Lee WH Sensors (Basel); 2012; 12(5):6244-68. PubMed ID: 22778640 [TBL] [Abstract][Full Text] [Related]
10. A high performance cost-effective digital complex correlator for an X-band polarimetry survey. Bergano M; Rocha A; Cupido L; Barbosa D; Villela T; Boas JV; Rocha G; Smoot GF Springerplus; 2016; 5():487. PubMed ID: 27218002 [TBL] [Abstract][Full Text] [Related]
11. A High-Performance and Cost-Effective Field Programmable Gate Array-Based Motor Drive Emulator. Hernandez J; Rangel-Magdaleno JJ; Morales-Caporal R Micromachines (Basel); 2023 Sep; 14(10):. PubMed ID: 37893301 [TBL] [Abstract][Full Text] [Related]
13. Neuromorphic VLSI vision system for real-time texture segregation. Shimonomura K; Yagi T Neural Netw; 2008 Oct; 21(8):1197-204. PubMed ID: 18723317 [TBL] [Abstract][Full Text] [Related]
14. A new realization of time-to-digital converters based on FPGA internal routing resources. Wang H; Zhang M; Yao Q IEEE Trans Ultrason Ferroelectr Freq Control; 2013 Sep; 60(9):1787-95. PubMed ID: 24658711 [TBL] [Abstract][Full Text] [Related]
15. Embedded Hardware-Efficient Real-Time Classification With Cascade Support Vector Machines. Kyrkou C; Bouganis CS; Theocharides T; Polycarpou MM IEEE Trans Neural Netw Learn Syst; 2016 Jan; 27(1):99-112. PubMed ID: 26011869 [TBL] [Abstract][Full Text] [Related]
16. An interval type-2 neural fuzzy chip with on-chip incremental learning ability for time-varying data sequence prediction and system control. Juang CF; Chen CY IEEE Trans Neural Netw Learn Syst; 2014 Jan; 25(1):216-28. PubMed ID: 24806655 [TBL] [Abstract][Full Text] [Related]
17. Novel cascade FPGA accelerator for support vector machines classification. Papadonikolakis M; Bouganis CS IEEE Trans Neural Netw Learn Syst; 2012 Jul; 23(7):1040-52. PubMed ID: 24807131 [TBL] [Abstract][Full Text] [Related]
18. Diffuse Correlation Spectroscopy Analysis Implemented on a Field Programmable Gate Array. Lin W; Busch DR; Goh CC; Barsi J; Floyd TF IEEE Access; 2019; 7():122503-122512. PubMed ID: 32457822 [TBL] [Abstract][Full Text] [Related]
19. A simple digital control system with field-programmable gate array for stabilization of CO Huang R; Guo X; Meng Q; Zhang B Rev Sci Instrum; 2017 Apr; 88(4):043105. PubMed ID: 28456266 [TBL] [Abstract][Full Text] [Related]
20. FPGA implementation of ICA algorithm for blind signal separation and adaptive noise canceling. Kim CM; Park HM; Kim T; Choi YK; Lee SY IEEE Trans Neural Netw; 2003; 14(5):1038-46. PubMed ID: 18244558 [TBL] [Abstract][Full Text] [Related] [Next] [New Search]