These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

128 related articles for article (PubMed ID: 18244570)

  • 1. Analog implementation of ANN with inherent quadratic nonlinearity of the synapses.
    Milev M; Hristov M
    IEEE Trans Neural Netw; 2003; 14(5):1187-200. PubMed ID: 18244570
    [TBL] [Abstract][Full Text] [Related]  

  • 2. Memristor bridge synapse-based neural network and its learning.
    Adhikari SP; Yang C; Kim H; Chua LO
    IEEE Trans Neural Netw Learn Syst; 2012 Sep; 23(9):1426-35. PubMed ID: 24807926
    [TBL] [Abstract][Full Text] [Related]  

  • 3. Analog CMOS implementation of a multilayer perceptron with nonlinear synapses.
    Lont JB; Guggenbuhl W
    IEEE Trans Neural Netw; 1992; 3(3):457-65. PubMed ID: 18276449
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Digitally programmable analog building blocks for the implementation of artificial neural networks.
    Almeida AP; Franca JE
    IEEE Trans Neural Netw; 1996; 7(2):506-14. PubMed ID: 18255602
    [TBL] [Abstract][Full Text] [Related]  

  • 5. Supervised Learning Using Spike-Timing-Dependent Plasticity of Memristive Synapses.
    Nishitani Y; Kaneko Y; Ueda M
    IEEE Trans Neural Netw Learn Syst; 2015 Dec; 26(12):2999-3008. PubMed ID: 26595417
    [TBL] [Abstract][Full Text] [Related]  

  • 6. An analog CMOS chip set for neural networks with arbitrary topologies.
    Lansner JA; Lehmann T
    IEEE Trans Neural Netw; 1993; 4(3):441-4. PubMed ID: 18267747
    [TBL] [Abstract][Full Text] [Related]  

  • 7. Analysis and verification of an analog VLSI incremental outer-product learning system.
    Cauwenberghs G; Neugebauer CF; Yariv A
    IEEE Trans Neural Netw; 1992; 3(3):488-97. PubMed ID: 18276452
    [TBL] [Abstract][Full Text] [Related]  

  • 8. 0.8 /spl mu/m CMOS implementation of weighted-order statistic image filter based on cellular neural network architecture.
    Kowalski J
    IEEE Trans Neural Netw; 2003; 14(5):1366-74. PubMed ID: 18244583
    [TBL] [Abstract][Full Text] [Related]  

  • 9. A four-quadrant subthreshold mode multiplier for analog neural-network applications.
    Coue D; Wilson G
    IEEE Trans Neural Netw; 1996; 7(5):1212-9. PubMed ID: 18263515
    [TBL] [Abstract][Full Text] [Related]  

  • 10. CMOS current-mode neural associative memory design with on-chip learning.
    Wu CY; Lan JF
    IEEE Trans Neural Netw; 1996; 7(1):167-81. PubMed ID: 18255567
    [TBL] [Abstract][Full Text] [Related]  

  • 11. Memristor-based multilayer neural networks with online gradient descent training.
    Soudry D; Di Castro D; Gal A; Kolodny A; Kvatinsky S
    IEEE Trans Neural Netw Learn Syst; 2015 Oct; 26(10):2408-21. PubMed ID: 25594981
    [TBL] [Abstract][Full Text] [Related]  

  • 12. A hardware efficient cascadable chip set for ANN's with on-chip backpropagation.
    Lehmann T
    Int J Neural Syst; 1993 Dec; 4(4):351-8. PubMed ID: 8049798
    [TBL] [Abstract][Full Text] [Related]  

  • 13. On the non-STDP behavior and its remedy in a floating-gate synapse.
    Gopalakrishnan R; Basu A
    IEEE Trans Neural Netw Learn Syst; 2015 Oct; 26(10):2596-601. PubMed ID: 25675466
    [TBL] [Abstract][Full Text] [Related]  

  • 14. CMOS Implementation of ANNs Based on Analog Optimization of N-Dimensional Objective Functions.
    Medina-Santiago A; Hernández-Gracidas CA; Morales-Rosales LA; Algredo-Badillo I; Amador García M; Orozco Torres JA
    Sensors (Basel); 2021 Oct; 21(21):. PubMed ID: 34770377
    [TBL] [Abstract][Full Text] [Related]  

  • 15. Realization of the conscience mechanism in CMOS implementation of winner-takes-all self-organizing neural networks.
    Dlugosz R; Talaska T; Pedrycz W; Wojtyna R
    IEEE Trans Neural Netw; 2010 Jun; 21(6):961-71. PubMed ID: 20421180
    [TBL] [Abstract][Full Text] [Related]  

  • 16. Optically excited synapse for neural networks.
    Boyd GD
    Appl Opt; 1987 Jul; 26(14):2712-9. PubMed ID: 20489950
    [TBL] [Abstract][Full Text] [Related]  

  • 17. Computing with networks of spiking neurons on a biophysically motivated floating-gate based neuromorphic integrated circuit.
    Brink S; Nease S; Hasler P
    Neural Netw; 2013 Sep; 45():39-49. PubMed ID: 23541925
    [TBL] [Abstract][Full Text] [Related]  

  • 18. Analog implementation of a Kohonen map with on-chip learning.
    Macq D; Verleysen M; Jespers P; Legat JD
    IEEE Trans Neural Netw; 1993; 4(3):456-61. PubMed ID: 18267749
    [TBL] [Abstract][Full Text] [Related]  

  • 19. An Experimentation Platform for On-Chip Integration of Analog Neural Networks: A Pathway to Trusted and Robust Analog/RF ICs.
    Maliuk D; Makris Y
    IEEE Trans Neural Netw Learn Syst; 2015 Aug; 26(8):1721-34. PubMed ID: 25248194
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Analog implementation of pulse-coupled neural networks.
    Ota Y; Wilamowski BM
    IEEE Trans Neural Netw; 1999; 10(3):539-44. PubMed ID: 18252551
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 7.