These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

126 related articles for article (PubMed ID: 18255567)

  • 1. CMOS current-mode neural associative memory design with on-chip learning.
    Wu CY; Lan JF
    IEEE Trans Neural Netw; 1996; 7(1):167-81. PubMed ID: 18255567
    [TBL] [Abstract][Full Text] [Related]  

  • 2. A CMOS analog adaptive BAM with on-chip learning and weight refreshing.
    Linares-Barranco B; Sanchez-Sinencio E; Rodriguez-Vazquez A; Huertas JL
    IEEE Trans Neural Netw; 1993; 4(3):445-55. PubMed ID: 18267748
    [TBL] [Abstract][Full Text] [Related]  

  • 3. Specification and implementation of a digital Hopfield-type associative memory with on-chip training.
    Johannet A; Personnaz L; Dreyfus G; Gascuel JD; Weinfeld M
    IEEE Trans Neural Netw; 1992; 3(4):529-39. PubMed ID: 18276455
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Analog implementation of ANN with inherent quadratic nonlinearity of the synapses.
    Milev M; Hristov M
    IEEE Trans Neural Netw; 2003; 14(5):1187-200. PubMed ID: 18244570
    [TBL] [Abstract][Full Text] [Related]  

  • 5. Recurrent correlation associative memories.
    Chiueh TD; Goodman RM
    IEEE Trans Neural Netw; 1991; 2(2):275-84. PubMed ID: 18276381
    [TBL] [Abstract][Full Text] [Related]  

  • 6. Integrated cell manipulation system--CMOS/microfluidic hybrid.
    Lee H; Liu Y; Ham D; Westervelt RM
    Lab Chip; 2007 Mar; 7(3):331-7. PubMed ID: 17330164
    [TBL] [Abstract][Full Text] [Related]  

  • 7. Analog Programmable Distance Calculation Circuit for Winner Takes All Neural Network Realized in the CMOS Technology.
    Talaśka T; Kolasa M; Długosz R; Pedrycz W
    IEEE Trans Neural Netw Learn Syst; 2016 Mar; 27(3):661-73. PubMed ID: 26087501
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Instar and outstar learning with memristive nanodevices.
    Snider G
    Nanotechnology; 2011 Jan; 22(1):015201. PubMed ID: 21135450
    [TBL] [Abstract][Full Text] [Related]  

  • 9. Memristor-Based Neural Network Circuit of Full-Function Pavlov Associative Memory With Time Delay and Variable Learning Rate.
    Sun J; Han G; Zeng Z; Wang Y
    IEEE Trans Cybern; 2020 Jul; 50(7):2935-2945. PubMed ID: 31751264
    [TBL] [Abstract][Full Text] [Related]  

  • 10. A scalable neural chip with synaptic electronics using CMOS integrated memristors.
    Cruz-Albrecht JM; Derosier T; Srinivasa N
    Nanotechnology; 2013 Sep; 24(38):384011. PubMed ID: 23999447
    [TBL] [Abstract][Full Text] [Related]  

  • 11. Current-mode subthreshold MOS circuits for analog VLSI neural systems.
    Andreou AG; Boahen KA; Pouliquen PO; Pavasovic A; Jenkins RE; Strohbehn K
    IEEE Trans Neural Netw; 1991; 2(2):205-13. PubMed ID: 18276373
    [TBL] [Abstract][Full Text] [Related]  

  • 12. Transmission line based short pulse generation circuits in a 0.13 μm complementary metal-oxide-semiconductor technology.
    Zou H; Geng Y; Wang P
    Rev Sci Instrum; 2011 Feb; 82(2):023301. PubMed ID: 21361585
    [TBL] [Abstract][Full Text] [Related]  

  • 13. A double-sided, single-chip integration scheme using through-silicon-via for neural sensing applications.
    Chang CW; Chou LC; Huang PT; Wu SL; Lee SW; Chuang CT; Chen KN; Hwang W; Chen KH; Chiu CT; Tong HM; Chiou JC
    Biomed Microdevices; 2015 Feb; 17(1):11. PubMed ID: 25653056
    [TBL] [Abstract][Full Text] [Related]  

  • 14. A novel CMOS transducer for giant magnetoresistance sensors.
    Luong VS; Lu CC; Yang JW; Jeng JT
    Rev Sci Instrum; 2017 Feb; 88(2):025004. PubMed ID: 28249502
    [TBL] [Abstract][Full Text] [Related]  

  • 15. CMOS Implementation of ANNs Based on Analog Optimization of N-Dimensional Objective Functions.
    Medina-Santiago A; Hernández-Gracidas CA; Morales-Rosales LA; Algredo-Badillo I; Amador García M; Orozco Torres JA
    Sensors (Basel); 2021 Oct; 21(21):. PubMed ID: 34770377
    [TBL] [Abstract][Full Text] [Related]  

  • 16. Implementation of Analog Perceptron as an Essential Element of Configurable Neural Networks.
    Geng C; Sun Q; Nakatake S
    Sensors (Basel); 2020 Jul; 20(15):. PubMed ID: 32751288
    [TBL] [Abstract][Full Text] [Related]  

  • 17. An interval type-2 neural fuzzy chip with on-chip incremental learning ability for time-varying data sequence prediction and system control.
    Juang CF; Chen CY
    IEEE Trans Neural Netw Learn Syst; 2014 Jan; 25(1):216-28. PubMed ID: 24806655
    [TBL] [Abstract][Full Text] [Related]  

  • 18. Neural Network Circuits for Bionic Associative Memory and Temporal Order Memory Based on DNA Strand Displacement.
    Sun J; Wang J; Wen S; Wang Y; Wang Y
    IEEE Trans Neural Netw Learn Syst; 2024 Jul; PP():. PubMed ID: 39012737
    [TBL] [Abstract][Full Text] [Related]  

  • 19. An analog CMOS chip set for neural networks with arbitrary topologies.
    Lansner JA; Lehmann T
    IEEE Trans Neural Netw; 1993; 4(3):441-4. PubMed ID: 18267747
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Development and in vivo Demonstration of CMOS-Based Multichip Retinal Stimulator With Simultaneous Multisite Stimulation Capability.
    Tokuda T; Takeuchi Y; Sagawa Y; Noda T; Sasagawa K; Nishida K; Fujikado T; Ohta J
    IEEE Trans Biomed Circuits Syst; 2010 Dec; 4(6):445-53. PubMed ID: 23853382
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 7.