These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

139 related articles for article (PubMed ID: 18255602)

  • 1. Digitally programmable analog building blocks for the implementation of artificial neural networks.
    Almeida AP; Franca JE
    IEEE Trans Neural Netw; 1996; 7(2):506-14. PubMed ID: 18255602
    [TBL] [Abstract][Full Text] [Related]  

  • 2. Analog implementation of ANN with inherent quadratic nonlinearity of the synapses.
    Milev M; Hristov M
    IEEE Trans Neural Netw; 2003; 14(5):1187-200. PubMed ID: 18244570
    [TBL] [Abstract][Full Text] [Related]  

  • 3. Neuro-fuzzy chip to handle complex tasks with analog performance.
    de Jesus Navas-Gonzalez R; Vidal-Verdu F; Rodriguez-Vazquez A
    IEEE Trans Neural Netw; 2003; 14(5):1375-92. PubMed ID: 18244584
    [TBL] [Abstract][Full Text] [Related]  

  • 4. A CMOS analog adaptive BAM with on-chip learning and weight refreshing.
    Linares-Barranco B; Sanchez-Sinencio E; Rodriguez-Vazquez A; Huertas JL
    IEEE Trans Neural Netw; 1993; 4(3):445-55. PubMed ID: 18267748
    [TBL] [Abstract][Full Text] [Related]  

  • 5. A programmable analog VLSI neural network processor for communication receivers.
    Choi J; Bang SH; Sheu BJ
    IEEE Trans Neural Netw; 1993; 4(3):484-95. PubMed ID: 18267752
    [TBL] [Abstract][Full Text] [Related]  

  • 6. Implementation of Analog Perceptron as an Essential Element of Configurable Neural Networks.
    Geng C; Sun Q; Nakatake S
    Sensors (Basel); 2020 Jul; 20(15):. PubMed ID: 32751288
    [TBL] [Abstract][Full Text] [Related]  

  • 7. Modeling and Experimental Demonstration of a Hopfield Network Analog-to-Digital Converter with Hybrid CMOS/Memristor Circuits.
    Guo X; Merrikh-Bayat F; Gao L; Hoskins BD; Alibart F; Linares-Barranco B; Theogarajan L; Teuscher C; Strukov DB
    Front Neurosci; 2015; 9():488. PubMed ID: 26732664
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Analog Programmable Distance Calculation Circuit for Winner Takes All Neural Network Realized in the CMOS Technology.
    Talaśka T; Kolasa M; Długosz R; Pedrycz W
    IEEE Trans Neural Netw Learn Syst; 2016 Mar; 27(3):661-73. PubMed ID: 26087501
    [TBL] [Abstract][Full Text] [Related]  

  • 9. An analog implementation of biologically plausible neurons using CCII building blocks.
    Sharifipoor O; Ahmadi A
    Neural Netw; 2012 Dec; 36():129-35. PubMed ID: 23103972
    [TBL] [Abstract][Full Text] [Related]  

  • 10. A 128-channel 6 mW wireless neural recording IC with spike feature extraction and UWB transmitter.
    Chae MS; Yang Z; Yuce MR; Hoang L; Liu W
    IEEE Trans Neural Syst Rehabil Eng; 2009 Aug; 17(4):312-21. PubMed ID: 19435684
    [TBL] [Abstract][Full Text] [Related]  

  • 11. An ultra-low-voltage electronic implementation of inertial neuron model with nonmonotonous Liao's activation function.
    Kant NA; Dar MR; Khanday FA
    Network; 2015; 26(3-4):116-35. PubMed ID: 27030660
    [TBL] [Abstract][Full Text] [Related]  

  • 12. CMOS Implementation of ANNs Based on Analog Optimization of N-Dimensional Objective Functions.
    Medina-Santiago A; Hernández-Gracidas CA; Morales-Rosales LA; Algredo-Badillo I; Amador García M; Orozco Torres JA
    Sensors (Basel); 2021 Oct; 21(21):. PubMed ID: 34770377
    [TBL] [Abstract][Full Text] [Related]  

  • 13. An analog CMOS chip set for neural networks with arbitrary topologies.
    Lansner JA; Lehmann T
    IEEE Trans Neural Netw; 1993; 4(3):441-4. PubMed ID: 18267747
    [TBL] [Abstract][Full Text] [Related]  

  • 14. 0.8 /spl mu/m CMOS implementation of weighted-order statistic image filter based on cellular neural network architecture.
    Kowalski J
    IEEE Trans Neural Netw; 2003; 14(5):1366-74. PubMed ID: 18244583
    [TBL] [Abstract][Full Text] [Related]  

  • 15. Scalable closed-boundary analog neural networks.
    Fakhraie SM; Farshbaf H; Smith KC
    IEEE Trans Neural Netw; 2004 Mar; 15(2):492-504. PubMed ID: 15384541
    [TBL] [Abstract][Full Text] [Related]  

  • 16. Parallel programmable asynchronous neighborhood mechanism for Kohonen SOM implemented in CMOS technology.
    Długosz R; Kolasa M; Pedrycz W; Szulc M
    IEEE Trans Neural Netw; 2011 Dec; 22(12):2091-104. PubMed ID: 22049367
    [TBL] [Abstract][Full Text] [Related]  

  • 17. Neuron-synapse IC chip-set for large-scale chaotic neural networks.
    Horio Y; Aihara K; Yamamoto O
    IEEE Trans Neural Netw; 2003; 14(5):1393-404. PubMed ID: 18244585
    [TBL] [Abstract][Full Text] [Related]  

  • 18. A generalized analog implementation of piecewise linear neuron models using CCII building blocks.
    Soleimani H; Ahmadi A; Bavandpour M; Sharifipoor O
    Neural Netw; 2014 Mar; 51():26-38. PubMed ID: 24365534
    [TBL] [Abstract][Full Text] [Related]  

  • 19. A generic systolic array building block for neural networks with on-chip learning.
    Lehmann C; Viredaz M; Blayo F
    IEEE Trans Neural Netw; 1993; 4(3):400-7. PubMed ID: 18267742
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Comparison between analog and digital neural network implementations for range-finding applications.
    Gatet L; Tap-Béteille H; Bony F
    IEEE Trans Neural Netw; 2009 Mar; 20(3):460-70. PubMed ID: 19179247
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 7.