These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
107 related articles for article (PubMed ID: 18267748)
1. A CMOS analog adaptive BAM with on-chip learning and weight refreshing. Linares-Barranco B; Sanchez-Sinencio E; Rodriguez-Vazquez A; Huertas JL IEEE Trans Neural Netw; 1993; 4(3):445-55. PubMed ID: 18267748 [TBL] [Abstract][Full Text] [Related]
2. CMOS current-mode neural associative memory design with on-chip learning. Wu CY; Lan JF IEEE Trans Neural Netw; 1996; 7(1):167-81. PubMed ID: 18255567 [TBL] [Abstract][Full Text] [Related]
3. A parallel processing VLSI BAM engine. Hasan SR; Siong NK IEEE Trans Neural Netw; 1997; 8(2):424-36. PubMed ID: 18255644 [TBL] [Abstract][Full Text] [Related]
4. Digitally programmable analog building blocks for the implementation of artificial neural networks. Almeida AP; Franca JE IEEE Trans Neural Netw; 1996; 7(2):506-14. PubMed ID: 18255602 [TBL] [Abstract][Full Text] [Related]
5. Toward a general-purpose analog VLSI neural network with on-chip learning. Montalvo AJ; Gyurcsik RS; Paulos JJ IEEE Trans Neural Netw; 1997; 8(2):413-23. PubMed ID: 18255643 [TBL] [Abstract][Full Text] [Related]
6. Back-propagation learning and nonidealities in analog neural network hardware. Frye RC; Rietman EA; Wong CC IEEE Trans Neural Netw; 1991; 2(1):110-7. PubMed ID: 18276356 [TBL] [Abstract][Full Text] [Related]
7. A programmable analog VLSI neural network processor for communication receivers. Choi J; Bang SH; Sheu BJ IEEE Trans Neural Netw; 1993; 4(3):484-95. PubMed ID: 18267752 [TBL] [Abstract][Full Text] [Related]
8. Tolerance to analog hardware of on-chip learning in backpropagation networks. Dolenko BK; Card HC IEEE Trans Neural Netw; 1995; 6(5):1045-52. PubMed ID: 18263395 [TBL] [Abstract][Full Text] [Related]
9. Analog implementation of ANN with inherent quadratic nonlinearity of the synapses. Milev M; Hristov M IEEE Trans Neural Netw; 2003; 14(5):1187-200. PubMed ID: 18244570 [TBL] [Abstract][Full Text] [Related]
13. An ART1 microchip and its use in multi-ART1 systems. Serrano-Gotarrdeona T; Linares-Barranco B IEEE Trans Neural Netw; 1997; 8(5):1184-94. PubMed ID: 18255720 [TBL] [Abstract][Full Text] [Related]
14. An On-Chip Learning Neuromorphic Autoencoder With Current-Mode Transposable Memory Read and Virtual Lookup Table. Cho H; Son H; Seong K; Kim B; Park HJ; Sim JY IEEE Trans Biomed Circuits Syst; 2018 Feb; 12(1):161-170. PubMed ID: 29377804 [TBL] [Abstract][Full Text] [Related]
16. Analog Programmable Distance Calculation Circuit for Winner Takes All Neural Network Realized in the CMOS Technology. Talaśka T; Kolasa M; Długosz R; Pedrycz W IEEE Trans Neural Netw Learn Syst; 2016 Mar; 27(3):661-73. PubMed ID: 26087501 [TBL] [Abstract][Full Text] [Related]
17. A novel CMOS transducer for giant magnetoresistance sensors. Luong VS; Lu CC; Yang JW; Jeng JT Rev Sci Instrum; 2017 Feb; 88(2):025004. PubMed ID: 28249502 [TBL] [Abstract][Full Text] [Related]
18. A CMOS feedforward neural-network chip with on-chip parallel learning for oscillation cancellation. Liu J; Brooke MA; Hirotsu K IEEE Trans Neural Netw; 2002; 13(5):1178-86. PubMed ID: 18244513 [TBL] [Abstract][Full Text] [Related]
19. Sensitivity to noise in bidirectional associative memory (BAM). Du S; Chen Z; Yuan Z; Zhang X IEEE Trans Neural Netw; 2005 Jul; 16(4):887-98. PubMed ID: 16121730 [TBL] [Abstract][Full Text] [Related]
20. A real-time experiment using a 50-neuron CMOS analog silicon chip with on-chip digital learning. Salam FA; Wang Y IEEE Trans Neural Netw; 1991; 2(4):461-4. PubMed ID: 18276397 [TBL] [Abstract][Full Text] [Related] [Next] [New Search]