These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
119 related articles for article (PubMed ID: 18268584)
1. Specification for a reconfigurable optoelectronic VLSI processor suitable for digital signal processing. Fey D; Kasche B; Burkert C; Tschäche O Appl Opt; 1998 Jan; 37(2):284-95. PubMed ID: 18268584 [TBL] [Abstract][Full Text] [Related]
2. High-speed (2.5 Gbps) reconfigurable inter-chip optical interconnects using opto-VLSI processors. Aljada M; Alameh KE; Lee YT; Chung IS Opt Express; 2006 Jul; 14(15):6823-36. PubMed ID: 19516864 [TBL] [Abstract][Full Text] [Related]
3. Performance evaluation of massively parallel processing architectures with three-dimensional optical interconnections. Betzos GA; Mitkas PA Appl Opt; 1998 Jan; 37(2):315-25. PubMed ID: 18268587 [TBL] [Abstract][Full Text] [Related]
4. Three-dimensional optoelectronic stacked processor by use of free-space optical interconnection and three-dimensional VLSI chip stacks. Li G; Huang D; Yuceturk E; Marchand PJ; Esener SC; Ozguz VH; Liu Y Appl Opt; 2002 Jan; 41(2):348-60. PubMed ID: 11899274 [TBL] [Abstract][Full Text] [Related]
5. A parallel processing VLSI BAM engine. Hasan SR; Siong NK IEEE Trans Neural Netw; 1997; 8(2):424-36. PubMed ID: 18255644 [TBL] [Abstract][Full Text] [Related]
6. A novel reconfigurable optical interconnect architecture using an Opto-VLSI processor and a 4-f imaging system. Shen M; Xiao F; Alameh K Opt Express; 2009 Dec; 17(25):22680-8. PubMed ID: 20052194 [TBL] [Abstract][Full Text] [Related]
7. Hardware Description Language for Optical Processing (hadlop): a Simulation Environment for Parallel Optoelectronic Architectures. Grimm G; Fey D; Degenkolb M; Erhart W Appl Opt; 1998 Sep; 37(26):6105-14. PubMed ID: 18286107 [TBL] [Abstract][Full Text] [Related]
14. Kerneltron: support vector "machine" in silicon. Genov R; Cauwenberghs G IEEE Trans Neural Netw; 2003; 14(5):1426-34. PubMed ID: 18244588 [TBL] [Abstract][Full Text] [Related]
15. Phase-Synchronization Early Epileptic Seizure Detector VLSI Architecture. Abdelhalim K; Smolyakov V; Genov R IEEE Trans Biomed Circuits Syst; 2011 Oct; 5(5):430-8. PubMed ID: 23852175 [TBL] [Abstract][Full Text] [Related]
16. Design of 10Gbps optical encoder/decoder structure for FE-OCDMA system using SOA and opto-VLSI processors. Aljada M; Hwang S; Alameh K Opt Express; 2008 Jan; 16(2):679-85. PubMed ID: 18542143 [TBL] [Abstract][Full Text] [Related]
17. Comparison between electrical and free space optical interconnects for fine grain processor arrays based on interconnect density capabilities. Feldman MR; Guest CC; Drabik TJ; Esener SC Appl Opt; 1989 Sep; 28(18):3820-9. PubMed ID: 20555784 [TBL] [Abstract][Full Text] [Related]
19. Discrete correlation processor as a building core of a digital optical computing system: architecture and optoelectronic embodiment. Kagawa K; Ogura Y; Tanida J; Ichioka Y Appl Opt; 1999 Dec; 38(35):7276-81. PubMed ID: 18324276 [TBL] [Abstract][Full Text] [Related]