These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

79 related articles for article (PubMed ID: 18276373)

  • 1. Current-mode subthreshold MOS circuits for analog VLSI neural systems.
    Andreou AG; Boahen KA; Pouliquen PO; Pavasovic A; Jenkins RE; Strohbehn K
    IEEE Trans Neural Netw; 1991; 2(2):205-13. PubMed ID: 18276373
    [TBL] [Abstract][Full Text] [Related]  

  • 2. CMOS current-mode neural associative memory design with on-chip learning.
    Wu CY; Lan JF
    IEEE Trans Neural Netw; 1996; 7(1):167-81. PubMed ID: 18255567
    [TBL] [Abstract][Full Text] [Related]  

  • 3. A four-quadrant subthreshold mode multiplier for analog neural-network applications.
    Coue D; Wilson G
    IEEE Trans Neural Netw; 1996; 7(5):1212-9. PubMed ID: 18263515
    [TBL] [Abstract][Full Text] [Related]  

  • 4. A subthreshold MOS neuron circuit based on the Volterra system.
    Asai T; Kanazawa Y; Amemiya Y
    IEEE Trans Neural Netw; 2003; 14(5):1308-12. PubMed ID: 18244579
    [TBL] [Abstract][Full Text] [Related]  

  • 5. Analog VLSI circuits as physical structures for perception in early visual tasks.
    Raffo L; Sabatini SP; Bo GM; Bisio GM
    IEEE Trans Neural Netw; 1998; 9(6):1483-94. PubMed ID: 18255825
    [TBL] [Abstract][Full Text] [Related]  

  • 6. Voiced-speech representation by an analog silicon model of the auditory periphery.
    Liu W; Andreou AG; Goldstein MH
    IEEE Trans Neural Netw; 1992; 3(3):477-87. PubMed ID: 18276451
    [TBL] [Abstract][Full Text] [Related]  

  • 7. Comparison of floating gate neural network memory cells in standard VLSI CMOS technology.
    Durfee DA; Shoucair FS
    IEEE Trans Neural Netw; 1992; 3(3):347-53. PubMed ID: 18276438
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Implementations of artificial neural networks using current-mode pulse width modulation technique.
    El-Masry EI; Yang HK; Yakout MA
    IEEE Trans Neural Netw; 1997; 8(3):532-48. PubMed ID: 18255657
    [TBL] [Abstract][Full Text] [Related]  

  • 9. A programmable analog VLSI neural network processor for communication receivers.
    Choi J; Bang SH; Sheu BJ
    IEEE Trans Neural Netw; 1993; 4(3):484-95. PubMed ID: 18267752
    [TBL] [Abstract][Full Text] [Related]  

  • 10. Synaptic dynamics in analog VLSI.
    Bartolozzi C; Indiveri G
    Neural Comput; 2007 Oct; 19(10):2581-603. PubMed ID: 17716003
    [TBL] [Abstract][Full Text] [Related]  

  • 11. Neuromorphic log-domain silicon synapse circuits obey bernoulli dynamics: a unifying tutorial analysis.
    Papadimitriou KI; Liu SC; Indiveri G; Drakakis EM
    Front Neurosci; 2014; 8():428. PubMed ID: 25653579
    [TBL] [Abstract][Full Text] [Related]  

  • 12. Analysis and compensation of the effects of analog VLSI arithmetic on the LMS algorithm.
    Carvajal G; Figueroa M; Sbarbaro D; Valenzuela W
    IEEE Trans Neural Netw; 2011 Jul; 22(7):1046-60. PubMed ID: 21622073
    [TBL] [Abstract][Full Text] [Related]  

  • 13. A real-time neural system for color constancy.
    Moore A; Allman J; Goodman RM
    IEEE Trans Neural Netw; 1991; 2(2):237-47. PubMed ID: 18276377
    [TBL] [Abstract][Full Text] [Related]  

  • 14. Pulse-stream VLSI neural networks mixing analog and digital techniques.
    Murray AF; Del Corso D; Tarassenko L
    IEEE Trans Neural Netw; 1991; 2(2):193-204. PubMed ID: 18276372
    [TBL] [Abstract][Full Text] [Related]  

  • 15. A CMOS analog adaptive BAM with on-chip learning and weight refreshing.
    Linares-Barranco B; Sanchez-Sinencio E; Rodriguez-Vazquez A; Huertas JL
    IEEE Trans Neural Netw; 1993; 4(3):445-55. PubMed ID: 18267748
    [TBL] [Abstract][Full Text] [Related]  

  • 16. Dynamic range and sensitivity adaptation in a silicon spiking neuron.
    Shin J; Koch C
    IEEE Trans Neural Netw; 1999; 10(5):1232-8. PubMed ID: 18252624
    [TBL] [Abstract][Full Text] [Related]  

  • 17. An event-based neural network architecture with an asynchronous programmable synaptic memory.
    Moradi S; Indiveri G
    IEEE Trans Biomed Circuits Syst; 2014 Feb; 8(1):98-107. PubMed ID: 24681923
    [TBL] [Abstract][Full Text] [Related]  

  • 18. VLSI circuits implementing computational models of neocortical circuits.
    Wijekoon JH; Dudek P
    J Neurosci Methods; 2012 Sep; 210(1):93-109. PubMed ID: 22342970
    [TBL] [Abstract][Full Text] [Related]  

  • 19. A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity.
    Indiveri G; Chicca E; Douglas R
    IEEE Trans Neural Netw; 2006 Jan; 17(1):211-21. PubMed ID: 16526488
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Specification and implementation of a digital Hopfield-type associative memory with on-chip training.
    Johannet A; Personnaz L; Dreyfus G; Gascuel JD; Weinfeld M
    IEEE Trans Neural Netw; 1992; 3(4):529-39. PubMed ID: 18276455
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 4.