These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

101 related articles for article (PubMed ID: 18276452)

  • 1. Analysis and verification of an analog VLSI incremental outer-product learning system.
    Cauwenberghs G; Neugebauer CF; Yariv A
    IEEE Trans Neural Netw; 1992; 3(3):488-97. PubMed ID: 18276452
    [TBL] [Abstract][Full Text] [Related]  

  • 2. Analog implementation of ANN with inherent quadratic nonlinearity of the synapses.
    Milev M; Hristov M
    IEEE Trans Neural Netw; 2003; 14(5):1187-200. PubMed ID: 18244570
    [TBL] [Abstract][Full Text] [Related]  

  • 3. A four-quadrant subthreshold mode multiplier for analog neural-network applications.
    Coue D; Wilson G
    IEEE Trans Neural Netw; 1996; 7(5):1212-9. PubMed ID: 18263515
    [TBL] [Abstract][Full Text] [Related]  

  • 4. A learning rule for very simple universal approximators consisting of a single layer of perceptrons.
    Auer P; Burgsteiner H; Maass W
    Neural Netw; 2008 Jun; 21(5):786-95. PubMed ID: 18249524
    [TBL] [Abstract][Full Text] [Related]  

  • 5. An analog VLSI recurrent neural network learning a continuous-time trajectory.
    Cauwenberghs G
    IEEE Trans Neural Netw; 1996; 7(2):346-61. PubMed ID: 18255589
    [TBL] [Abstract][Full Text] [Related]  

  • 6. A programmable analog VLSI neural network processor for communication receivers.
    Choi J; Bang SH; Sheu BJ
    IEEE Trans Neural Netw; 1993; 4(3):484-95. PubMed ID: 18267752
    [TBL] [Abstract][Full Text] [Related]  

  • 7. Weight Perturbation: An Optimal Architecture and Learning Technique for Analog VLSI Feedforward and Recurrent Multilayer Networks.
    Jabri M; Flower B
    Neural Comput; 1991; 3(4):546-565. PubMed ID: 31167340
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Frequency-based multilayer neural network with on-chip learning and enhanced neuron characteristics.
    Hikawa H
    IEEE Trans Neural Netw; 1999; 10(3):545-53. PubMed ID: 18252552
    [TBL] [Abstract][Full Text] [Related]  

  • 9. Weight perturbation: an optimal architecture and learning technique for analog VLSI feedforward and recurrent multilayer networks.
    Jabri M; Flower B
    IEEE Trans Neural Netw; 1992; 3(1):154-7. PubMed ID: 18276417
    [TBL] [Abstract][Full Text] [Related]  

  • 10. Competitive learning with floating-gate circuits.
    Hsu D; Figueroa M; Diorio C
    IEEE Trans Neural Netw; 2002; 13(3):732-44. PubMed ID: 18244469
    [TBL] [Abstract][Full Text] [Related]  

  • 11. On the non-STDP behavior and its remedy in a floating-gate synapse.
    Gopalakrishnan R; Basu A
    IEEE Trans Neural Netw Learn Syst; 2015 Oct; 26(10):2596-601. PubMed ID: 25675466
    [TBL] [Abstract][Full Text] [Related]  

  • 12. Real-time reconfigurable subthreshold CMOS perceptron.
    Aunet S; Oelmann B; Norseng PA; Berg Y
    IEEE Trans Neural Netw; 2008 Apr; 19(4):645-57. PubMed ID: 18390310
    [TBL] [Abstract][Full Text] [Related]  

  • 13. Floating gate synapses with spike-time-dependent plasticity.
    Ramakrishnan S; Hasler PE; Gordon C
    IEEE Trans Biomed Circuits Syst; 2011 Jun; 5(3):244-52. PubMed ID: 23851475
    [TBL] [Abstract][Full Text] [Related]  

  • 14. Adaptive WTA with an analog VLSI neuromorphic learning chip.
    Häfliger P
    IEEE Trans Neural Netw; 2007 Mar; 18(2):551-72. PubMed ID: 17385639
    [TBL] [Abstract][Full Text] [Related]  

  • 15. Toward a general-purpose analog VLSI neural network with on-chip learning.
    Montalvo AJ; Gyurcsik RS; Paulos JJ
    IEEE Trans Neural Netw; 1997; 8(2):413-23. PubMed ID: 18255643
    [TBL] [Abstract][Full Text] [Related]  

  • 16. Comparison of floating gate neural network memory cells in standard VLSI CMOS technology.
    Durfee DA; Shoucair FS
    IEEE Trans Neural Netw; 1992; 3(3):347-53. PubMed ID: 18276438
    [TBL] [Abstract][Full Text] [Related]  

  • 17. Simultaneous perturbation learning rule for recurrent neural networks and its FPGA implementation.
    Maeda Y; Wakamura M
    IEEE Trans Neural Netw; 2005 Nov; 16(6):1664-72. PubMed ID: 16342505
    [TBL] [Abstract][Full Text] [Related]  

  • 18. A real-time experiment using a 50-neuron CMOS analog silicon chip with on-chip digital learning.
    Salam FA; Wang Y
    IEEE Trans Neural Netw; 1991; 2(4):461-4. PubMed ID: 18276397
    [TBL] [Abstract][Full Text] [Related]  

  • 19. An analog CMOS chip set for neural networks with arbitrary topologies.
    Lansner JA; Lehmann T
    IEEE Trans Neural Netw; 1993; 4(3):441-4. PubMed ID: 18267747
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Memristor bridge synapse-based neural network and its learning.
    Adhikari SP; Yang C; Kim H; Chua LO
    IEEE Trans Neural Netw Learn Syst; 2012 Sep; 23(9):1426-35. PubMed ID: 24807926
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 6.