These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
118 related articles for article (PubMed ID: 18276455)
1. Specification and implementation of a digital Hopfield-type associative memory with on-chip training. Johannet A; Personnaz L; Dreyfus G; Gascuel JD; Weinfeld M IEEE Trans Neural Netw; 1992; 3(4):529-39. PubMed ID: 18276455 [TBL] [Abstract][Full Text] [Related]
2. CMOS current-mode neural associative memory design with on-chip learning. Wu CY; Lan JF IEEE Trans Neural Netw; 1996; 7(1):167-81. PubMed ID: 18255567 [TBL] [Abstract][Full Text] [Related]
3. Neuron-synapse IC chip-set for large-scale chaotic neural networks. Horio Y; Aihara K; Yamamoto O IEEE Trans Neural Netw; 2003; 14(5):1393-404. PubMed ID: 18244585 [TBL] [Abstract][Full Text] [Related]
4. Oscillatory neural network learning for pattern recognition: an on-chip learning perspective and implementation. Abernot M; Azemard N; Todri-Sanial A Front Neurosci; 2023; 17():1196796. PubMed ID: 37397448 [TBL] [Abstract][Full Text] [Related]
5. A real-time experiment using a 50-neuron CMOS analog silicon chip with on-chip digital learning. Salam FA; Wang Y IEEE Trans Neural Netw; 1991; 2(4):461-4. PubMed ID: 18276397 [TBL] [Abstract][Full Text] [Related]
6. A parallel processing VLSI BAM engine. Hasan SR; Siong NK IEEE Trans Neural Netw; 1997; 8(2):424-36. PubMed ID: 18255644 [TBL] [Abstract][Full Text] [Related]
8. Neural networks with chaotic recursive nodes: techniques for the design of associative memories, contrast with Hopfield architectures, and extensions for time-dependent inputs. Del-Moral-Hernandez E Neural Netw; 2003; 16(5-6):675-82. PubMed ID: 12850022 [TBL] [Abstract][Full Text] [Related]
9. A single 1.5-V digital chip for a 10(6) synapse neural network. Watanabe T; Kimura K; Aoki M; Sakata T; Ito K IEEE Trans Neural Netw; 1993; 4(3):387-93. PubMed ID: 18267740 [TBL] [Abstract][Full Text] [Related]
10. Quantum confined Stark effect of excitonic transitions in GaAs/AIGaAs MQW structures for implementation of neural networks: basic device requirements. Singh J; Hong S; Bhattacharya PK; Sahai R Appl Opt; 1988 Nov; 27(21):4554-61. PubMed ID: 20539607 [TBL] [Abstract][Full Text] [Related]
11. A new neural network architecture with associative memory, pruning and order-sensitive learning. Rao MS; Pujari AK Int J Neural Syst; 1999 Aug; 9(4):351-70. PubMed ID: 10586992 [TBL] [Abstract][Full Text] [Related]
12. Design of silicon brains in the nano-CMOS era: spiking neurons, learning synapses and neural architecture optimization. Cassidy AS; Georgiou J; Andreou AG Neural Netw; 2013 Sep; 45():4-26. PubMed ID: 23886551 [TBL] [Abstract][Full Text] [Related]
13. Associative memory in quaternionic Hopfield neural network. Isokawa T; Nishimura H; Kamiura N; Matsui N Int J Neural Syst; 2008 Apr; 18(2):135-45. PubMed ID: 18452247 [TBL] [Abstract][Full Text] [Related]
14. Neuromorphic hardware databases for exploring structure-function relationships in the brain. Breslin C; O'Lenskie A Philos Trans R Soc Lond B Biol Sci; 2001 Aug; 356(1412):1249-58. PubMed ID: 11545701 [TBL] [Abstract][Full Text] [Related]
15. A CMOS analog adaptive BAM with on-chip learning and weight refreshing. Linares-Barranco B; Sanchez-Sinencio E; Rodriguez-Vazquez A; Huertas JL IEEE Trans Neural Netw; 1993; 4(3):445-55. PubMed ID: 18267748 [TBL] [Abstract][Full Text] [Related]