These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
7. Optical implementation of parallel digital adder and subtractor. Fukushima S; Kurokawa T; Suzuki H Appl Opt; 1990 May; 29(14):2099-106. PubMed ID: 20563138 [TBL] [Abstract][Full Text] [Related]
8. Optical information processing characteristics of the microchannel spatial light modulator. Warde C; Weiss AM; Fisher AD; Thackara JI Appl Opt; 1981 Jun; 20(12):2066-74. PubMed ID: 20332888 [TBL] [Abstract][Full Text] [Related]
9. Towards constructing multi-bit binary adder based on Belousov-Zhabotinsky reaction. Zhang GM; Wong I; Chou MT; Zhao X J Chem Phys; 2012 Apr; 136(16):164108. PubMed ID: 22559471 [TBL] [Abstract][Full Text] [Related]
10. Area/latency optimized early output asynchronous full adders and relative-timed ripple carry adders. Balasubramanian P; Yamashita S Springerplus; 2016; 5():440. PubMed ID: 27104128 [TBL] [Abstract][Full Text] [Related]
11. Deoxyribozyme-based three-input logic gates and construction of a molecular full adder. Lederman H; Macdonald J; Stefanovic D; Stojanovic MN Biochemistry; 2006 Jan; 45(4):1194-9. PubMed ID: 16430215 [TBL] [Abstract][Full Text] [Related]
12. Silicon microdisk-based full adders for optical computing. Ying Z; Wang Z; Zhao Z; Dhar S; Pan DZ; Soref R; Chen RT Opt Lett; 2018 Mar; 43(5):983-986. PubMed ID: 29489761 [TBL] [Abstract][Full Text] [Related]
13. Reconfigurable logic devices on a single dopant atom - operation up to a full adder by using electrical spectroscopy. Klein M; Lansbergen GP; Mol JA; Rogge S; Levine RD; Remacle F Chemphyschem; 2009 Jan; 10(1):162-73. PubMed ID: 19115322 [TBL] [Abstract][Full Text] [Related]
15. Implementation of Boolean logic gates using a microchannel spatial light modulator with liquid-crystal televisions. Yu FT; Song QW; Lu XJ Opt Lett; 1987 Nov; 12(11):962-4. PubMed ID: 19741930 [TBL] [Abstract][Full Text] [Related]
16. Parallel modified signed-digit arithmetic using an optoelectronic shared content-addressable-memory processor. Ha B; Li Y Appl Opt; 1994 Jun; 33(17):3647-62. PubMed ID: 20885756 [TBL] [Abstract][Full Text] [Related]
17. Nanomagnetic logic based runtime Reconfigurable area efficient and high speed adder design methodology. Sivasubramani S; Mattela V; P R; Pal C; Acharyya A Nanotechnology; 2020 May; 31(18):18LT02. PubMed ID: 31986497 [TBL] [Abstract][Full Text] [Related]
18. Optoelectronic butterfly interconnection architecture of modified signed-digit arithmetic systems: fully parallel adder and subtracter. Sun DG; He LM; Wang NX; Weng ZH Appl Opt; 1994 Oct; 33(29):6755-61. PubMed ID: 20941220 [TBL] [Abstract][Full Text] [Related]
19. Integrable surface-emitting laser-based optical switches and logic gates for parallel digital optical computing. Cheng J; Zhou P Appl Opt; 1992 Sep; 31(26):5592-603. PubMed ID: 20733743 [TBL] [Abstract][Full Text] [Related]