These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
5. The effects of shell layer morphology and processing on the electrical and photovoltaic properties of silicon nanowire radial p+ - n+ junctions. Wang X; Ke Y; Kendrick CE; Weng X; Shen H; Kuo M; Mayer TS; Redwing JM Nanoscale; 2015 Apr; 7(16):7267-74. PubMed ID: 25811140 [TBL] [Abstract][Full Text] [Related]
6. Optical properties of heavily doped GaAs nanowires and electroluminescent nanowire structures. Lysov A; Offer M; Gutsche C; Regolin I; Topaloglu S; Geller M; Prost W; Tegude FJ Nanotechnology; 2011 Feb; 22(8):085702. PubMed ID: 21242617 [TBL] [Abstract][Full Text] [Related]
7. Encoding Highly Nonequilibrium Boron Concentrations and Abrupt Morphology in p-Type/n-Type Silicon Nanowire Superlattices. Hill DJ; Teitsworth TS; Kim S; Christesen JD; Cahoon JF ACS Appl Mater Interfaces; 2017 Oct; 9(42):37105-37111. PubMed ID: 28956906 [TBL] [Abstract][Full Text] [Related]
10. Laser direct synthesis of silicon nanowire field effect transistors. Nam W; Mitchell JI; Ye PD; Xu X Nanotechnology; 2015 Feb; 26(5):055306. PubMed ID: 25590692 [TBL] [Abstract][Full Text] [Related]
11. Experimental study on the subthreshold swing of silicon nanowire transistors. Zhang Y; Xiong Y; Yang X; Wang Y; Han W; Yang F J Nanosci Nanotechnol; 2010 Nov; 10(11):7113-6. PubMed ID: 21137876 [TBL] [Abstract][Full Text] [Related]
14. Impact of Dopant Compensation on Graded p-n Junctions in Si Nanowires. Amit I; Jeon N; Lauhon LJ; Rosenwaks Y ACS Appl Mater Interfaces; 2016 Jan; 8(1):128-34. PubMed ID: 26650197 [TBL] [Abstract][Full Text] [Related]
15. Current rectification in a single silicon nanowire p-n junction. Rangineni Y; Qil C; Goncher G; Solanki R; Langworthy K J Nanosci Nanotechnol; 2008 May; 8(5):2419-21. PubMed ID: 18572657 [TBL] [Abstract][Full Text] [Related]
16. Nanowire Tunnel FET with Simultaneously Reduced Subthermionic Subthreshold Swing and Off-Current due to Negative Capacitance and Voltage Pinning Effects. Saeidi A; Rosca T; Memisevic E; Stolichnov I; Cavalieri M; Wernersson LE; Ionescu AM Nano Lett; 2020 May; 20(5):3255-3262. PubMed ID: 32293188 [TBL] [Abstract][Full Text] [Related]
17. Top-gated silicon nanowire transistors in a single fabrication step. Colli A; Tahraoui A; Fasoli A; Kivioja JM; Milne WI; Ferrari AC ACS Nano; 2009 Jun; 3(6):1587-93. PubMed ID: 19425540 [TBL] [Abstract][Full Text] [Related]
19. Vertical-Tunnel Field-Effect Transistor Based on a Silicon-MoS Shin GH; Koo B; Park H; Woo Y; Lee JE; Choi SY ACS Appl Mater Interfaces; 2018 Nov; 10(46):40212-40218. PubMed ID: 30358385 [TBL] [Abstract][Full Text] [Related]
20. Silicon nanowire-based tunneling field-effect transistors on flexible plastic substrates. Lee M; Koo J; Chung EA; Jeong DY; Koo YS; Kim S Nanotechnology; 2009 Nov; 20(45):455201. PubMed ID: 19822935 [TBL] [Abstract][Full Text] [Related] [Next] [New Search]