These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
5. Hybrid Si nanowire/amorphous silicon FETs for large-area image sensor arrays. Wong WS; Raychaudhuri S; Lujan R; Sambandan S; Street RA Nano Lett; 2011 Jun; 11(6):2214-8. PubMed ID: 21591655 [TBL] [Abstract][Full Text] [Related]
6. Fabrication and characterization of directly-assembled ZnO nanowire field effect transistors with polymer gate dielectrics. Yoon A; Hong WK; Lee T J Nanosci Nanotechnol; 2007 Nov; 7(11):4101-5. PubMed ID: 18047128 [TBL] [Abstract][Full Text] [Related]
7. Role of confinement on carrier transport in Ge-Si(x)Ge(1-x) core-shell nanowires. Nah J; Dillen DC; Varahramyan KM; Banerjee SK; Tutuc E Nano Lett; 2012 Jan; 12(1):108-12. PubMed ID: 22111925 [TBL] [Abstract][Full Text] [Related]
8. Fabrication of poly-silicon nano-wire transistors on plastic substrates. Park C; Lee S; Choi M; Kang M; Jung Y; Hwang S; Ahn D; Lee J; Song C J Nanosci Nanotechnol; 2007 Nov; 7(11):4150-3. PubMed ID: 18047139 [TBL] [Abstract][Full Text] [Related]
9. Fabrication and device characterization of omega-shaped-gate ZnO nanowire field-effect transistors. Keem K; Jeong DY; Kim S; Lee MS; Yeo IS; Chung UI; Moon JT Nano Lett; 2006 Jul; 6(7):1454-8. PubMed ID: 16834428 [TBL] [Abstract][Full Text] [Related]
10. Nanoscale InGaSb heterostructure membranes on Si substrates for high hole mobility transistors. Takei K; Madsen M; Fang H; Kapadia R; Chuang S; Kim HS; Liu CH; Plis E; Nah J; Krishna S; Chueh YL; Guo J; Javey A Nano Lett; 2012 Apr; 12(4):2060-6. PubMed ID: 22409386 [TBL] [Abstract][Full Text] [Related]
11. Sub-100 nanometer channel length Ge/Si nanowire transistors with potential for 2 THz switching speed. Hu Y; Xiang J; Liang G; Yan H; Lieber CM Nano Lett; 2008 Mar; 8(3):925-30. PubMed ID: 18251518 [TBL] [Abstract][Full Text] [Related]
12. The fabrication of ZnO nanowire field-effect transistors by roll-transfer printing. Chang YK; Hong FC Nanotechnology; 2009 May; 20(19):195302. PubMed ID: 19420638 [TBL] [Abstract][Full Text] [Related]
13. Si-nanowire-array-based NOT-logic circuits constructed on plastic substrates using top-down methods. Jeon Y; Kang J; Lee M; Moon T; Kim S J Nanosci Nanotechnol; 2013 May; 13(5):3350-3. PubMed ID: 23858857 [TBL] [Abstract][Full Text] [Related]
14. Three-dimensional etching of silicon for the fabrication of low-dimensional and suspended devices. Walavalkar SS; Homyk AP; Henry MD; Scherer A Nanoscale; 2013 Feb; 5(3):927-31. PubMed ID: 23292113 [TBL] [Abstract][Full Text] [Related]
15. Few electron limit of n-type metal oxide semiconductor single electron transistors. Prati E; De Michielis M; Belli M; Cocco S; Fanciulli M; Kotekar-Patil D; Ruoff M; Kern DP; Wharam DA; Verduijn J; Tettamanzi GC; Rogge S; Roche B; Wacquez R; Jehl X; Vinet M; Sanquer M Nanotechnology; 2012 Jun; 23(21):215204. PubMed ID: 22552118 [TBL] [Abstract][Full Text] [Related]