These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

192 related articles for article (PubMed ID: 21622073)

  • 21. Characterization of analog local cluster neural network hardware for control.
    Sitte J; Zhang L; Rueckert U
    IEEE Trans Neural Netw; 2007 Jul; 18(4):1242-53. PubMed ID: 17668675
    [TBL] [Abstract][Full Text] [Related]  

  • 22. Incremental communication for adaptive resonance theory networks.
    Chen M; Ghorbani AA; Bhavsar VC
    IEEE Trans Neural Netw; 2005 Jan; 16(1):132-44. PubMed ID: 15732394
    [TBL] [Abstract][Full Text] [Related]  

  • 23. Relaxed fault-tolerant hardware implementation of neural networks in the presence of multiple transient errors.
    Mahdiani HR; Fakhraie SM; Lucas C
    IEEE Trans Neural Netw Learn Syst; 2012 Aug; 23(8):1215-28. PubMed ID: 24807519
    [TBL] [Abstract][Full Text] [Related]  

  • 24. Convergence analysis of cascade error projection--an efficient learning algorithm for hardware implementation.
    Duong TA; Stubberud AR
    Int J Neural Syst; 2000 Jun; 10(3):199-210. PubMed ID: 11011792
    [TBL] [Abstract][Full Text] [Related]  

  • 25. Synaptic dynamics in analog VLSI.
    Bartolozzi C; Indiveri G
    Neural Comput; 2007 Oct; 19(10):2581-603. PubMed ID: 17716003
    [TBL] [Abstract][Full Text] [Related]  

  • 26. An ultra-low-voltage electronic implementation of inertial neuron model with nonmonotonous Liao's activation function.
    Kant NA; Dar MR; Khanday FA
    Network; 2015; 26(3-4):116-35. PubMed ID: 27030660
    [TBL] [Abstract][Full Text] [Related]  

  • 27. Machine learning on-a-chip: a high-performance low-power reusable neuron architecture for artificial neural networks in ECG classifications.
    Sun Y; Cheng AC
    Comput Biol Med; 2012 Jul; 42(7):751-7. PubMed ID: 22595230
    [TBL] [Abstract][Full Text] [Related]  

  • 28. Parameter incremental learning algorithm for neural networks.
    Wan S; Banta LE
    IEEE Trans Neural Netw; 2006 Nov; 17(6):1424-38. PubMed ID: 17131658
    [TBL] [Abstract][Full Text] [Related]  

  • 29. Real-time neural network inversion on the SRC-6e reconfigurable computer.
    Duren RW; Marks RJ; Reynolds PD; Trumbo ML
    IEEE Trans Neural Netw; 2007 May; 18(3):889-901. PubMed ID: 17526353
    [TBL] [Abstract][Full Text] [Related]  

  • 30. A mixed analog/digital chaotic neuro-computer system for quadratic assignment problems.
    Horio Y; Ikeguchi T; Aihara K
    Neural Netw; 2005; 18(5-6):505-13. PubMed ID: 16087316
    [TBL] [Abstract][Full Text] [Related]  

  • 31. VLSI neural system architecture for finite ring recursive reduction.
    Zhang D; Jullien GA
    Int J Neural Syst; 1996 Dec; 7(6):697-708. PubMed ID: 9113530
    [TBL] [Abstract][Full Text] [Related]  

  • 32. Weight Perturbation: An Optimal Architecture and Learning Technique for Analog VLSI Feedforward and Recurrent Multilayer Networks.
    Jabri M; Flower B
    Neural Comput; 1991; 3(4):546-565. PubMed ID: 31167340
    [TBL] [Abstract][Full Text] [Related]  

  • 33. FPGA implementation of self organizing map with digital phase locked loops.
    Hikawa H
    Neural Netw; 2005; 18(5-6):514-22. PubMed ID: 16095877
    [TBL] [Abstract][Full Text] [Related]  

  • 34. Analog circuits for relaxation networks.
    Card H
    Int J Neural Syst; 1993 Dec; 4(4):359-79. PubMed ID: 8049799
    [TBL] [Abstract][Full Text] [Related]  

  • 35. Training probabilistic VLSI models on-chip to recognise biomedical signals under hardware nonidealities.
    Jiang PC; Chen H
    Conf Proc IEEE Eng Med Biol Soc; 2006; 2006():5354-7. PubMed ID: 17946695
    [TBL] [Abstract][Full Text] [Related]  

  • 36. VLSI circuits implementing computational models of neocortical circuits.
    Wijekoon JH; Dudek P
    J Neurosci Methods; 2012 Sep; 210(1):93-109. PubMed ID: 22342970
    [TBL] [Abstract][Full Text] [Related]  

  • 37. Artificial neural network based soft estimator for estimation of transducer static nonlinearity.
    Singh AP; Kamal TS; Kumar S
    Int J Neural Syst; 2004 Aug; 14(4):237-46. PubMed ID: 15372701
    [TBL] [Abstract][Full Text] [Related]  

  • 38. A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity.
    Indiveri G; Chicca E; Douglas R
    IEEE Trans Neural Netw; 2006 Jan; 17(1):211-21. PubMed ID: 16526488
    [TBL] [Abstract][Full Text] [Related]  

  • 39. Enabling Training of Neural Networks on Noisy Hardware.
    Gokmen T
    Front Artif Intell; 2021; 4():699148. PubMed ID: 34568813
    [TBL] [Abstract][Full Text] [Related]  

  • 40. Simplified neural networks for solving linear least squares and total least squares problems in real time.
    Cichocki A; Unbehauen R
    IEEE Trans Neural Netw; 1994; 5(6):910-23. PubMed ID: 18267865
    [TBL] [Abstract][Full Text] [Related]  

    [Previous]   [Next]    [New Search]
    of 10.