These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
218 related articles for article (PubMed ID: 22103232)
1. Electrical characteristics of nanoscale NAND silicon-oxide-nitride-oxide-silicon flash memory devices fabricated on SOI substrates. Ryu JT; You JH; Yoo KH; Kim TW J Nanosci Nanotechnol; 2011 Aug; 11(8):7512-5. PubMed ID: 22103232 [TBL] [Abstract][Full Text] [Related]
2. Nanoscale two-bit/cell NAND silicon-oxide-nitride-oxide-silicon memory device with different tunneling oxide thicknesses. Kim HJ; You JH; Kim SH; Kwack KD; Kim TW J Nanosci Nanotechnol; 2011 Jul; 11(7):6109-13. PubMed ID: 22121667 [TBL] [Abstract][Full Text] [Related]
3. Nanoscale two-bit/cell NAND silicon-oxide-nitride-oxide-silicon devices with a separated double-gate saddle-type structure. Park SS; You JH; Kwack KD; Kim TW J Nanosci Nanotechnol; 2011 Feb; 11(2):1337-41. PubMed ID: 21456183 [TBL] [Abstract][Full Text] [Related]
4. Physical and Electrical Analysis of Poly-Si Channel Effect on SONOS Flash Memory. Jeong JK; Sung JY; Ko WS; Nam KR; Lee HD; Lee GW Micromachines (Basel); 2021 Nov; 12(11):. PubMed ID: 34832812 [TBL] [Abstract][Full Text] [Related]
5. Enhancement of the Electrical Characteristics for 3D NAND Flash Memory Devices Due to a Modified Cell Structure in the Gate Region. Lee YG; Jung HS; Kim TW J Nanosci Nanotechnol; 2019 Oct; 19(10):6148-6151. PubMed ID: 31026926 [TBL] [Abstract][Full Text] [Related]
6. Dependence of Grain Size on the Performance of a Polysilicon Channel TFT for 3D NAND Flash Memory. Kim SY; Park JK; Hwang WS; Lee SJ; Lee KH; Pyi SH; Cho BJ J Nanosci Nanotechnol; 2016 May; 16(5):5044-8. PubMed ID: 27483868 [TBL] [Abstract][Full Text] [Related]
7. Analysis of Lanthanum Oxide Based Double-Gate SOI MOSFET using Monte-Carlo Process. Paramasivam P; Gowthaman N; Srivastava VM Recent Pat Nanotechnol; 2024 Jan; ():. PubMed ID: 38213154 [TBL] [Abstract][Full Text] [Related]
8. Investigation of Intra-Nitride Charge Migration Suppression in SONOS Flash Memory. Yang SD; Jung JK; Lim JG; Park SG; Lee HD; Lee GW Micromachines (Basel); 2019 May; 10(6):. PubMed ID: 31146426 [TBL] [Abstract][Full Text] [Related]
9. Effects of Grain Size on the Electrical Characteristics of Three-Dimensional NAND Flash Memory Devices. Lee JG; Kim TW J Nanosci Nanotechnol; 2019 Oct; 19(10):6202-6205. PubMed ID: 31026937 [TBL] [Abstract][Full Text] [Related]
10. High-performance bottom-gate poly-Si polysilicon-oxide-nitride-oxide-silicon thin film transistors crystallized by excimer laser irradiation for two-bit nonvolatile memory applications. Lee IC; Kuo HH; Tsai CC; Wang CL; Yang PY; Wang JL; Cheng HC J Nanosci Nanotechnol; 2012 Jul; 12(7):5318-24. PubMed ID: 22966564 [TBL] [Abstract][Full Text] [Related]
11. Numerical Investigation of Transient Breakdown Voltage Enhancement in SOI LDMOS by Using a Step P-Type Doping Buried Layer. Yang X; Cao T; Zhang X; Li T; Luo H Micromachines (Basel); 2023 Apr; 14(4):. PubMed ID: 37421120 [TBL] [Abstract][Full Text] [Related]
12. Effects of the Grain Boundary and Interface Traps on the Electrical Characteristics of 3D NAND Flash Memory Devices. Lee JG; Kim TW J Nanosci Nanotechnol; 2018 Mar; 18(3):1944-1947. PubMed ID: 29448689 [TBL] [Abstract][Full Text] [Related]
13. A novel polysilicon field-enhanced nanowire thin-film transistor with the TiN-hafnia-nitride-vacuum-silicon (THNVAS) structure for nonvolatile memory applications. Wu CY; Liao TC; Liu YT; Yu MH; Cheng HC J Nanosci Nanotechnol; 2012 Jul; 12(7):5276-82. PubMed ID: 22966557 [TBL] [Abstract][Full Text] [Related]
14. Charge trapping devices using a bilayer oxide structure. Kim M; Sundararaman R; Tiwari S; Lee JW J Nanosci Nanotechnol; 2012 Jan; 12(1):423-7. PubMed ID: 22523996 [TBL] [Abstract][Full Text] [Related]
15. Characteristics of junctionless charge trap flash memory for 3D stacked NAND flash. Oh J; Na H; Park S; Sohn H J Nanosci Nanotechnol; 2013 Sep; 13(9):6413-5. PubMed ID: 24205672 [TBL] [Abstract][Full Text] [Related]
16. Empirical and Theoretical Modeling of Low-Frequency Noise Behavior of Ultrathin Silicon-on-Insulator MOSFETs Aiming at Low-Voltage and Low-Energy Regime. Omura Y Micromachines (Basel); 2018 Dec; 10(1):. PubMed ID: 30583561 [TBL] [Abstract][Full Text] [Related]
17. Artificial Synaptic Emulators Based on MoS Yi SG; Park MU; Kim SH; Lee CJ; Kwon J; Lee GH; Yoo KH ACS Appl Mater Interfaces; 2018 Sep; 10(37):31480-31487. PubMed ID: 30105909 [TBL] [Abstract][Full Text] [Related]
18. Improving Memory Characteristics of Hydrogenated Nanocrystalline Silicon Germanium Nonvolatile Memory Devices by Controlling Germanium Contents. Kim J; Jang K; Phu NT; Trinh TT; Raja J; Kim T; Cho J; Kim S; Park J; Jung J; Lee YJ; Yi J J Nanosci Nanotechnol; 2016 May; 16(5):4984-8. PubMed ID: 27483856 [TBL] [Abstract][Full Text] [Related]
19. Future prospects of NAND flash memory technology--the evolution from floating gate to charge trapping to 3D stacking. Lu CY J Nanosci Nanotechnol; 2012 Oct; 12(10):7604-18. PubMed ID: 23421122 [TBL] [Abstract][Full Text] [Related]
20. Top-down nanofabrication of silicon nanoribbon field effect transistor (Si-NR FET) for carcinoembryonic antigen detection. Bao Z; Sun J; Zhao X; Li Z; Cui S; Meng Q; Zhang Y; Wang T; Jiang Y Int J Nanomedicine; 2017; 12():4623-4631. PubMed ID: 28721039 [TBL] [Abstract][Full Text] [Related] [Next] [New Search]