These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

268 related articles for article (PubMed ID: 22255366)

  • 1. Modular particle filtering FPGA hardware architecture for brain machine interfaces.
    Mountney J; Obeid I; Silage D
    Annu Int Conf IEEE Eng Med Biol Soc; 2011; 2011():4617-20. PubMed ID: 22255366
    [TBL] [Abstract][Full Text] [Related]  

  • 2. Parallel field programmable gate array particle filtering architecture for real-time neural signal processing.
    Mountney J; Silage D; Obeid I
    Annu Int Conf IEEE Eng Med Biol Soc; 2010; 2010():2674-7. PubMed ID: 21096196
    [TBL] [Abstract][Full Text] [Related]  

  • 3. FPGA implementation of hardware processing modules as coprocessors in brain-machine interfaces.
    Wang D; Hao Y; Zhu X; Zhao T; Wang Y; Chen Y; Chen W; Zheng X
    Annu Int Conf IEEE Eng Med Biol Soc; 2011; 2011():4613-6. PubMed ID: 22255365
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Fully Parallel Implementation of Otsu Automatic Image Thresholding Algorithm on FPGA.
    Barros WKP; Dias LA; Fernandes MAC
    Sensors (Basel); 2021 Jun; 21(12):. PubMed ID: 34204291
    [TBL] [Abstract][Full Text] [Related]  

  • 5. Cost-efficient FPGA implementation of basal ganglia and their Parkinsonian analysis.
    Yang S; Wang J; Li S; Deng B; Wei X; Yu H; Li H
    Neural Netw; 2015 Nov; 71():62-75. PubMed ID: 26318085
    [TBL] [Abstract][Full Text] [Related]  

  • 6. Algorithm and hardware considerations for real-time neural signal on-implant processing.
    Zhang Z; Savolainen OW; Constandinou TG
    J Neural Eng; 2022 Feb; 19(1):. PubMed ID: 35130536
    [No Abstract]   [Full Text] [Related]  

  • 7. Implementation of pipelined FastICA on FPGA for real-time blind source separation.
    Shyu KK; Lee MH; Wu YT; Lee PL
    IEEE Trans Neural Netw; 2008 Jun; 19(6):958-70. PubMed ID: 18541497
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Rapid geodesic mapping of brain functional connectivity: implementation of a dedicated co-processor in a field-programmable gate array (FPGA) and application to resting state functional MRI.
    Minati L; Cercignani M; Chan D
    Med Eng Phys; 2013 Oct; 35(10):1532-9. PubMed ID: 23746911
    [TBL] [Abstract][Full Text] [Related]  

  • 9. High-performance reconfigurable hardware architecture for restricted Boltzmann machines.
    Ly DL; Chow P
    IEEE Trans Neural Netw; 2010 Nov; 21(11):1780-92. PubMed ID: 20858578
    [TBL] [Abstract][Full Text] [Related]  

  • 10. Real-time neuronal networks reconstruction using hierarchical systolic arrays.
    Yu B; Mak T; Sun Y; Poon CS
    Annu Int Conf IEEE Eng Med Biol Soc; 2011; 2011():7298-301. PubMed ID: 22256024
    [TBL] [Abstract][Full Text] [Related]  

  • 11. Machine learning algorithms for FPGA Implementation in biomedical engineering applications: A review.
    Altman MB; Wan W; Hosseini AS; Arabi Nowdeh S; Alizadeh M
    Heliyon; 2024 Feb; 10(4):e26652. PubMed ID: 38434008
    [TBL] [Abstract][Full Text] [Related]  

  • 12. Resource efficient hardware architecture for fast computation of running max/min filters.
    Torres-Huitzil C
    ScientificWorldJournal; 2013; 2013():108103. PubMed ID: 24288456
    [TBL] [Abstract][Full Text] [Related]  

  • 13. FPGA-based hardware accelerator for SENSE (a parallel MR image reconstruction method).
    Inam O; Basit A; Qureshi M; Omer H
    Comput Biol Med; 2020 Feb; 117():103598. PubMed ID: 32072979
    [TBL] [Abstract][Full Text] [Related]  

  • 14. Designing Deep Learning Hardware Accelerator and Efficiency Evaluation.
    Qi Z; Chen W; Naqvi RA; Siddique K
    Comput Intell Neurosci; 2022; 2022():1291103. PubMed ID: 35875766
    [TBL] [Abstract][Full Text] [Related]  

  • 15. ECG QRS Complex detection with programmable hardware.
    Ieong CI; Vai MI; Mak PU
    Annu Int Conf IEEE Eng Med Biol Soc; 2008; 2008():2920-3. PubMed ID: 19163317
    [TBL] [Abstract][Full Text] [Related]  

  • 16. SOMprocessor: A high throughput FPGA-based architecture for implementing Self-Organizing Maps and its application to video processing.
    Sousa MAA; Pires R; Del-Moral-Hernandez E
    Neural Netw; 2020 May; 125():349-362. PubMed ID: 32179330
    [TBL] [Abstract][Full Text] [Related]  

  • 17. FPGA Correlator for Applications in Embedded Smart Devices.
    Moore CH; Lin W
    Biosensors (Basel); 2022 Apr; 12(4):. PubMed ID: 35448296
    [TBL] [Abstract][Full Text] [Related]  

  • 18. Implementation of a pulse coupled neural network in FPGA.
    Waldemark J; Millberg M; Lindblad T; Waldemark K; Becanovic V
    Int J Neural Syst; 2000 Jun; 10(3):171-7. PubMed ID: 11011789
    [TBL] [Abstract][Full Text] [Related]  

  • 19. Low-Cost FPGA-Based Electronic Control Unit for Vehicle Control Systems.
    Pérez Fernández J; Alcázar Vargas M; Velasco García JM; Cabrera Carrillo JA; Castillo Aguilar JJ
    Sensors (Basel); 2019 Apr; 19(8):. PubMed ID: 30999643
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Field-programmable gate array implementation of a probabilistic neural network for motor cortical decoding in rats.
    Zhou F; Liu J; Yu Y; Tian X; Liu H; Hao Y; Zhang S; Chen W; Dai J; Zheng X
    J Neurosci Methods; 2010 Jan; 185(2):299-306. PubMed ID: 19879294
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 14.