116 related articles for article (PubMed ID: 22255800)
1. Towards neuro-silicon interface using reconfigurable dynamic clamping.
Luo JW; Mak T; Yu B; Andras P; Yakovlev A
Annu Int Conf IEEE Eng Med Biol Soc; 2011; 2011():6389-92. PubMed ID: 22255800
[TBL] [Abstract][Full Text] [Related]
2. Real-time neuronal networks reconstruction using hierarchical systolic arrays.
Yu B; Mak T; Sun Y; Poon CS
Annu Int Conf IEEE Eng Med Biol Soc; 2011; 2011():7298-301. PubMed ID: 22256024
[TBL] [Abstract][Full Text] [Related]
3. Feasibility study for future implantable neural-silicon interface devices.
Al-Armaghany A; Yu B; Mak T; Tong KF; Sun Y
Annu Int Conf IEEE Eng Med Biol Soc; 2011; 2011():3009-15. PubMed ID: 22254974
[TBL] [Abstract][Full Text] [Related]
4. A component-based FPGA design framework for neuronal ion channel dynamics simulations.
Mak TS; Rachmuth G; Lam KP; Poon CS
IEEE Trans Neural Syst Rehabil Eng; 2006 Dec; 14(4):410-8. PubMed ID: 17190033
[TBL] [Abstract][Full Text] [Related]
5. Dynamical system design for silicon neurons using phase reduction approach.
Nakada K; Miura K; Asai T
Annu Int Conf IEEE Eng Med Biol Soc; 2013; 2013():4997-5000. PubMed ID: 24110857
[TBL] [Abstract][Full Text] [Related]
6. High speed homology search with FPGAs.
Yamaguchi Y; Maruyama T; Konagaya A
Pac Symp Biocomput; 2002; ():271-82. PubMed ID: 11928482
[TBL] [Abstract][Full Text] [Related]
7. An FPGA Platform for Real-Time Simulation of Spiking Neuronal Networks.
Pani D; Meloni P; Tuveri G; Palumbo F; Massobrio P; Raffo L
Front Neurosci; 2017; 11():90. PubMed ID: 28293163
[TBL] [Abstract][Full Text] [Related]
8. An FPGA-based approach to high-speed simulation of conductance-based neuron models.
Graas EL; Brown EA; Lee RH
Neuroinformatics; 2004; 2(4):417-36. PubMed ID: 15800372
[TBL] [Abstract][Full Text] [Related]
9. Bidirectional neural interface: Closed-loop feedback control for hybrid neural systems.
Chou Z; Lim J; Brown S; Keller M; Bugbee J; Broccard F; Khraiche ML; Silva GA; Cauwenberghs G
Annu Int Conf IEEE Eng Med Biol Soc; 2015; 2015():3949-52. PubMed ID: 26737158
[TBL] [Abstract][Full Text] [Related]
10. Neural dynamics in reconfigurable silicon.
Basu A; Ramakrishnan S; Petre C; Koziol S; Brink S; Hasler PE
IEEE Trans Biomed Circuits Syst; 2010 Oct; 4(5):311-9. PubMed ID: 23853376
[TBL] [Abstract][Full Text] [Related]
11. Synchronization of Hindmarsh Rose Neurons.
S A M; A H M
Neural Netw; 2020 Mar; 123():372-380. PubMed ID: 31901566
[TBL] [Abstract][Full Text] [Related]
12. An FPGA hardware/software co-design towards evolvable spiking neural networks for robotics application.
Johnston SP; Prasad G; Maguire L; McGinnity TM
Int J Neural Syst; 2010 Dec; 20(6):447-61. PubMed ID: 21117269
[TBL] [Abstract][Full Text] [Related]
13. SNAVA-A real-time multi-FPGA multi-model spiking neural network simulation architecture.
Sripad A; Sanchez G; Zapata M; Pirrone V; Dorta T; Cambria S; Marti A; Krishnamourthy K; Madrenas J
Neural Netw; 2018 Jan; 97():28-45. PubMed ID: 29054036
[TBL] [Abstract][Full Text] [Related]
14. Dynamically reconfigurable silicon array of spiking neurons with conductance-based synapses.
Vogelstein RJ; Mallik U; Vogelstein JT; Cauwenberghs G
IEEE Trans Neural Netw; 2007 Jan; 18(1):253-65. PubMed ID: 17278476
[TBL] [Abstract][Full Text] [Related]
15. A 128-Channel FPGA-Based Real-Time Spike-Sorting Bidirectional Closed-Loop Neural Interface System.
Park J; Kim G; Jung SD
IEEE Trans Neural Syst Rehabil Eng; 2017 Dec; 25(12):2227-2238. PubMed ID: 28459692
[TBL] [Abstract][Full Text] [Related]
16. Towards a 'siliconeural computer': technological successes and challenges.
Hughes MA; Shipston MJ; Murray AF
Philos Trans A Math Phys Eng Sci; 2015 Jul; 373(2046):. PubMed ID: 26078350
[TBL] [Abstract][Full Text] [Related]
17. FPGA implementation of hardware processing modules as coprocessors in brain-machine interfaces.
Wang D; Hao Y; Zhu X; Zhao T; Wang Y; Chen Y; Chen W; Zheng X
Annu Int Conf IEEE Eng Med Biol Soc; 2011; 2011():4613-6. PubMed ID: 22255365
[TBL] [Abstract][Full Text] [Related]
18. Design of silicon brains in the nano-CMOS era: spiking neurons, learning synapses and neural architecture optimization.
Cassidy AS; Georgiou J; Andreou AG
Neural Netw; 2013 Sep; 45():4-26. PubMed ID: 23886551
[TBL] [Abstract][Full Text] [Related]
19. Implementing spiking neural networks for real-time signal-processing and control applications: a model-validated FPGA approach.
Pearson MJ; Pipe AG; Mitchinson B; Gurney K; Melhuish C; Gilhespy I; Nibouche M
IEEE Trans Neural Netw; 2007 Sep; 18(5):1472-87. PubMed ID: 18220195
[TBL] [Abstract][Full Text] [Related]
20. Real-time neural network inversion on the SRC-6e reconfigurable computer.
Duren RW; Marks RJ; Reynolds PD; Trumbo ML
IEEE Trans Neural Netw; 2007 May; 18(3):889-901. PubMed ID: 17526353
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
