These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

158 related articles for article (PubMed ID: 22368487)

  • 1. FPGA implementation for real-time background subtraction based on Horprasert model.
    Rodriguez-Gomez R; Fernandez-Sanchez EJ; Diaz J; Ros E
    Sensors (Basel); 2012; 12(1):585-611. PubMed ID: 22368487
    [TBL] [Abstract][Full Text] [Related]  

  • 2. SOMprocessor: A high throughput FPGA-based architecture for implementing Self-Organizing Maps and its application to video processing.
    Sousa MAA; Pires R; Del-Moral-Hernandez E
    Neural Netw; 2020 May; 125():349-362. PubMed ID: 32179330
    [TBL] [Abstract][Full Text] [Related]  

  • 3. A Heterogeneous Hardware Accelerator for Image Classification in Embedded Systems.
    Pérez I; Figueroa M
    Sensors (Basel); 2021 Apr; 21(8):. PubMed ID: 33918668
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Resources and Power Efficient FPGA Accelerators for Real-Time Image Classification.
    Kyriakos A; Papatheofanous EA; Bezaitis C; Reisis D
    J Imaging; 2022 Apr; 8(4):. PubMed ID: 35448240
    [TBL] [Abstract][Full Text] [Related]  

  • 5. A survey on FPGA-based sensor systems: towards intelligent and reconfigurable low-power sensors for computer vision, control and signal processing.
    García GJ; Jara CA; Pomares J; Alabdo A; Poggi LM; Torres F
    Sensors (Basel); 2014 Mar; 14(4):6247-78. PubMed ID: 24691100
    [TBL] [Abstract][Full Text] [Related]  

  • 6. An FPGA Based Tracking Implementation for Parkinson's Patients.
    Conti G; Quintana M; Malagón P; Jiménez D
    Sensors (Basel); 2020 Jun; 20(11):. PubMed ID: 32512749
    [TBL] [Abstract][Full Text] [Related]  

  • 7. Reconfiguration-based implementation of SVM classifier on FPGA for Classifying Microarray data.
    Hussain HM; Benkrid K; Seker H
    Annu Int Conf IEEE Eng Med Biol Soc; 2013; 2013():3058-61. PubMed ID: 24110373
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Smart Capture Modules for Direct Sensor-to-FPGA Interfaces.
    Oballe-Peinado Ó; Vidal-Verdú F; Sánchez-Durán JA; Castellanos-Ramos J; Hidalgo-López JA
    Sensors (Basel); 2015 Dec; 15(12):31762-80. PubMed ID: 26694403
    [TBL] [Abstract][Full Text] [Related]  

  • 9. Efficient smart CMOS camera based on FPGAs oriented to embedded image processing.
    Bravo I; Baliñas J; Gardel A; Lázaro JL; Espinosa F; García J
    Sensors (Basel); 2011; 11(3):2282-303. PubMed ID: 22163739
    [TBL] [Abstract][Full Text] [Related]  

  • 10. Fully Parallel Implementation of Otsu Automatic Image Thresholding Algorithm on FPGA.
    Barros WKP; Dias LA; Fernandes MAC
    Sensors (Basel); 2021 Jun; 21(12):. PubMed ID: 34204291
    [TBL] [Abstract][Full Text] [Related]  

  • 11. Real-Time Efficient FPGA Implementation of the Multi-Scale Lucas-Kanade and Horn-Schunck Optical Flow Algorithms for a 4K Video Stream.
    Blachut K; Kryjak T
    Sensors (Basel); 2022 Jul; 22(13):. PubMed ID: 35808512
    [TBL] [Abstract][Full Text] [Related]  

  • 12. An intelligent architecture based on Field Programmable Gate Arrays designed to detect moving objects by using Principal Component Analysis.
    Bravo I; Mazo M; Lázaro JL; Gardel A; Jiménez P; Pizarro D
    Sensors (Basel); 2010; 10(10):9232-51. PubMed ID: 22163406
    [TBL] [Abstract][Full Text] [Related]  

  • 13. Moving Object Detection Based on Optical Flow Estimation and a Gaussian Mixture Model for Advanced Driver Assistance Systems.
    Cho J; Jung Y; Kim DS; Lee S; Jung Y
    Sensors (Basel); 2019 Jul; 19(14):. PubMed ID: 31336590
    [TBL] [Abstract][Full Text] [Related]  

  • 14. High-performance reconfigurable hardware architecture for restricted Boltzmann machines.
    Ly DL; Chow P
    IEEE Trans Neural Netw; 2010 Nov; 21(11):1780-92. PubMed ID: 20858578
    [TBL] [Abstract][Full Text] [Related]  

  • 15. Software-based high-level synthesis design of FPGA beamformers for synthetic aperture imaging.
    Amaro J; Yiu BY; Falcao G; Gomes MA; Yu AC
    IEEE Trans Ultrason Ferroelectr Freq Control; 2015 May; 62(5):862-70. PubMed ID: 25965680
    [TBL] [Abstract][Full Text] [Related]  

  • 16. A Model-Driven Platform for Dynamic Partially Reconfigurable Architectures: A Case Study of a Watermarking System.
    Dalbouchi R; Trabelsi C; Elhajji M; Zitouni A
    Micromachines (Basel); 2023 Feb; 14(2):. PubMed ID: 36838181
    [TBL] [Abstract][Full Text] [Related]  

  • 17. FPGA-based hardware accelerator for SENSE (a parallel MR image reconstruction method).
    Inam O; Basit A; Qureshi M; Omer H
    Comput Biol Med; 2020 Feb; 117():103598. PubMed ID: 32072979
    [TBL] [Abstract][Full Text] [Related]  

  • 18. FPNA: interaction between FPGA and neural computation.
    Girau B
    Int J Neural Syst; 2000 Jun; 10(3):243-59. PubMed ID: 11011795
    [TBL] [Abstract][Full Text] [Related]  

  • 19. High throughput resource efficient reconfigurable interleaver for MIMO WLAN application.
    Upadhyaya BK; Pramanik PKD; Sanyal SK
    PeerJ Comput Sci; 2021; 7():e581. PubMed ID: 34179450
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Resource efficient hardware architecture for fast computation of running max/min filters.
    Torres-Huitzil C
    ScientificWorldJournal; 2013; 2013():108103. PubMed ID: 24288456
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 8.