143 related articles for article (PubMed ID: 22409044)
1. Simulation study on a new dual-material nanowire MOS surrounding-gate transistor.
Zhou W; Zhang L; Chen L; Xu Y; Wu W; He J
J Nanosci Nanotechnol; 2011 Dec; 11(12):11006-10. PubMed ID: 22409044
[TBL] [Abstract][Full Text] [Related]
2. Surrounding Channel Nanowire Tunnel Field-Effect Transistor with Dual Gate to Reduce a Hump Phenomenon.
Kwon YS; Lee SH; Kim Y; Kim G; Kim JH; Kim S
J Nanosci Nanotechnol; 2020 Jul; 20(7):4182-4187. PubMed ID: 31968438
[TBL] [Abstract][Full Text] [Related]
3. Analog/RF Performance of T-Shape Gate Dual-Source Tunnel Field-Effect Transistor.
Chen S; Liu H; Wang S; Li W; Wang X; Zhao L
Nanoscale Res Lett; 2018 Oct; 13(1):321. PubMed ID: 30315380
[TBL] [Abstract][Full Text] [Related]
4. Design and Optimization of Germanium-Based Gate-Metal-Core Vertical Nanowire Tunnel FET.
Jang WD; Yoon YJ; Cho MS; Jung JH; Lee SH; Jang J; Bae JH; Kang IM
Micromachines (Basel); 2019 Oct; 10(11):. PubMed ID: 31683726
[TBL] [Abstract][Full Text] [Related]
5. Design and Implementation of a pH Sensor for Micro Solution Based on Nanostructured Ion-Sensitive Field-Effect Transistor.
Wang Y; Yang M; Wu C
Sensors (Basel); 2020 Dec; 20(23):. PubMed ID: 33287342
[TBL] [Abstract][Full Text] [Related]
6. Switching performance assessment of gate-all-around InAs-Si vertical TFET with triple metal gate, a simulation study.
Madadi D; Mohammadi S
Discov Nano; 2023 Mar; 18(1):37. PubMed ID: 37382780
[TBL] [Abstract][Full Text] [Related]
7. Asymmetric Drain Extension Dual-kk Trigate Underlap FinFET Based on RF/Analog Circuit.
Han K; Qiao G; Deng Z; Zhang Y
Micromachines (Basel); 2017 Nov; 8(11):. PubMed ID: 30400520
[TBL] [Abstract][Full Text] [Related]
8. Pushing the Limits of Biosensing: Selective Calcium Ion Detection with High Sensitivity via High-
Hyun TH; Cho WJ
Sensors (Basel); 2023 Jul; 23(15):. PubMed ID: 37571503
[TBL] [Abstract][Full Text] [Related]
9. Modeling and Simulation Investigation of Ferroelectric-Based Electrostatic Doping for Tunnelling Field-Effect Transistor.
Wang D; Liu H; Zhang H; Cai M; Lin J
Micromachines (Basel); 2023 Mar; 14(3):. PubMed ID: 36985079
[TBL] [Abstract][Full Text] [Related]
10. Degradation mechanisms in gate-all-around silicon Nanowire field effect transistor under electrostatic discharge stress - a modeling approach.
Tan CM; Chen X
Nano Converg; 2014; 1(1):11. PubMed ID: 28191394
[TBL] [Abstract][Full Text] [Related]
11. Core Insulator Nanosheet Transistor and Structure Optimization to Improve Gate Electrostatic Characteristics.
Joung S; Kim S
J Nanosci Nanotechnol; 2020 Aug; 20(8):4690-4698. PubMed ID: 32126642
[TBL] [Abstract][Full Text] [Related]
12. Temperature-Dependent Opacity of the Gate Field Inside MoS
Ji H; Ghimire MK; Lee G; Yi H; Sakong W; Gul HZ; Yun Y; Jiang J; Kim J; Joo MK; Suh D; Lim SC
ACS Appl Mater Interfaces; 2019 Aug; 11(32):29022-29028. PubMed ID: 31313897
[TBL] [Abstract][Full Text] [Related]
13. Implementation of Gate-All-Around Gate-Engineered Charge Plasma Nanowire FET-Based Common Source Amplifier.
Singh S; Solay LR; Anand S; Kumar N; Ranjan R; Singh A
Micromachines (Basel); 2023 Jun; 14(7):. PubMed ID: 37512666
[TBL] [Abstract][Full Text] [Related]
14. T-Channel Field Effect Transistor with Three InputTerminals (Ti-TcFET).
Chen Z; Hu J; Ye H; Chu Z
Micromachines (Basel); 2020 Jan; 11(1):. PubMed ID: 31936107
[TBL] [Abstract][Full Text] [Related]
15. Short-Channel Tunneling Field-Effect Transistor with Drain-Overlap and Dual-Metal Gate Structure for Low-Power and High-Speed Operations.
Yoon YJ; Eun HR; Seo JH; Kang HS; Lee SM; Lee J; Cho S; Tae HS; Lee JH; Kang IM
J Nanosci Nanotechnol; 2015 Oct; 15(10):7430-5. PubMed ID: 26726346
[TBL] [Abstract][Full Text] [Related]
16. Design Optimization of InGaAs/GaAsSb-Based
Kim BG; Seo JH; Yoon YJ; Cho MS; Kang IM
J Nanosci Nanotechnol; 2019 Oct; 19(10):6762-6766. PubMed ID: 31027025
[TBL] [Abstract][Full Text] [Related]
17. Liquid-Solid Dual-Gate Organic Transistors with Tunable Threshold Voltage for Cell Sensing.
Zhang Y; Li J; Li R; Sbircea DT; Giovannitti A; Xu J; Xu H; Zhou G; Bian L; McCulloch I; Zhao N
ACS Appl Mater Interfaces; 2017 Nov; 9(44):38687-38694. PubMed ID: 29039186
[TBL] [Abstract][Full Text] [Related]
18. Unique device operations by combining optical-memory effect and electrical-gate modulation in a photochromism-based dual-gate transistor.
Ishiguro Y; Hayakawa R; Yasuda T; Chikyow T; Wakayama Y
ACS Appl Mater Interfaces; 2013 Oct; 5(19):9726-31. PubMed ID: 24040885
[TBL] [Abstract][Full Text] [Related]
19. Poole-Frenkel (PF)-MOS: A Proposal for the Ultimate Scale of an MOS Transistor.
Wong H; Kakushima K
Nanomaterials (Basel); 2023 Jan; 13(3):. PubMed ID: 36770374
[TBL] [Abstract][Full Text] [Related]
20. Work-Function Engineering of Source-Overlapped Dual-Gate Tunnel Field-Effect Transistor.
Lee JC; Ahn TJ; Yu YS
J Nanosci Nanotechnol; 2018 Sep; 18(9):5925-5931. PubMed ID: 29677718
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
