These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
110 related articles for article (PubMed ID: 22966605)
1. Electrical characteristic analysis using low-frequency noise in low-temperature polysilicon thin film transistors. Kim YM; Jeong KS; Yun HJ; Yang SD; Lee SY; Kim MJ; Kwon OS; Jeong CW; Kim JY; Kim SC; Lee GW J Nanosci Nanotechnol; 2012 Jul; 12(7):5532-6. PubMed ID: 22966605 [TBL] [Abstract][Full Text] [Related]
2. Influence of flexible substrate in low temperature polycrystalline silicon thin-film transistors: temperature dependent characteristics and low frequency noise analysis. Kim D; Kim J; Kang H; Shim JW; Lee JW Nanotechnology; 2020 Oct; 31(43):435201. PubMed ID: 32485695 [TBL] [Abstract][Full Text] [Related]
3. Fabrication and Characterization of Nanonet-Channel LTPS TFTs Using a Nanosphere-Assisted Patterning Technique. Yoon G; Kim D; Park I; Jin B; Lee JS Micromachines (Basel); 2021 Jun; 12(7):. PubMed ID: 34202547 [TBL] [Abstract][Full Text] [Related]
4. Electrical transport and low-frequency noise in chemical vapor deposited single-layer MoS2 devices. Sharma D; Amani M; Motayed A; Shah PB; Birdwell AG; Najmaei S; Ajayan PM; Lou J; Dubey M; Li Q; Davydov AV Nanotechnology; 2014 Apr; 25(15):155702. PubMed ID: 24642948 [TBL] [Abstract][Full Text] [Related]
5. Low-frequency noise in multilayer MoS2 field-effect transistors: the effect of high-k passivation. Na J; Joo MK; Shin M; Huh J; Kim JS; Piao M; Jin JE; Jang HK; Choi HJ; Shim JH; Kim GT Nanoscale; 2014 Jan; 6(1):433-41. PubMed ID: 24212201 [TBL] [Abstract][Full Text] [Related]
6. Suppression of Interfacial Current Fluctuation in MoTe2 Transistors with Different Dielectrics. Ji H; Joo MK; Yun Y; Park JH; Lee G; Moon BH; Yi H; Suh D; Lim SC ACS Appl Mater Interfaces; 2016 Jul; 8(29):19092-9. PubMed ID: 27362461 [TBL] [Abstract][Full Text] [Related]
7. Analysis of noise generation and electric conduction at grain boundaries in CVD-grown MoS Kim JK; Song Y; Kim TY; Cho K; Pak J; Choi BY; Shin J; Chung S; Lee T Nanotechnology; 2017 Nov; 28(47):47LT01. PubMed ID: 28994396 [TBL] [Abstract][Full Text] [Related]
8. Designing hybrid gate dielectric for fully printing high-performance carbon nanotube thin film transistors. Li Q; Li S; Yang D; Su W; Wang Y; Zhou W; Liu H; Xie S Nanotechnology; 2017 Oct; 28(43):435203. PubMed ID: 28832342 [TBL] [Abstract][Full Text] [Related]
9. Tunable Mobility in Double-Gated MoTe Ji H; Joo MK; Yi H; Choi H; Gul HZ; Ghimire MK; Lim SC ACS Appl Mater Interfaces; 2017 Aug; 9(34):29185-29192. PubMed ID: 28786660 [TBL] [Abstract][Full Text] [Related]
10. Surface Engineering of Polycrystalline Silicon for Long-Term Mechanical Stress Endurance Enhancement in Flexible Low-Temperature Poly-Si Thin-Film Transistors. Chen BW; Chang TC; Chang KC; Hung YJ; Huang SP; Chen HM; Liao PY; Lin YH; Huang HC; Chiang HC; Yang CI; Zheng YZ; Chu AK; Li HW; Tsai CH; Lu HH; Wang TT; Chang TC ACS Appl Mater Interfaces; 2017 Apr; 9(13):11942-11949. PubMed ID: 28177598 [TBL] [Abstract][Full Text] [Related]
11. The effects of nanometal-induced crystallization on the electrical characteristics of bottom-gate poly-Si thin-film transistors. Lee IC; Yang PY; Hu MJ; Wang JL; Tsai CC; Chang CT; Cheng HC J Nanosci Nanotechnol; 2011 Jul; 11(7):5612-7. PubMed ID: 22121579 [TBL] [Abstract][Full Text] [Related]
12. Improved Gate Dielectric Deposition and Enhanced Electrical Stability for Single-Layer MoS2 MOSFET with an AlN Interfacial Layer. Qian Q; Li B; Hua M; Zhang Z; Lan F; Xu Y; Yan R; Chen KJ Sci Rep; 2016 Jun; 6():27676. PubMed ID: 27279454 [TBL] [Abstract][Full Text] [Related]
13. Rational Design of ZnO:H/ZnO Bilayer Structure for High-Performance Thin-Film Transistors. Abliz A; Huang CW; Wang J; Xu L; Liao L; Xiao X; Wu WW; Fan Z; Jiang C; Li J; Guo S; Liu C; Guo T ACS Appl Mater Interfaces; 2016 Mar; 8(12):7862-8. PubMed ID: 26977526 [TBL] [Abstract][Full Text] [Related]
14. Improved Mobility and Bias Stability of Thin Film Transistors Using the Double-Layer a-InGaZnO/a-InGaZnO:N Channel. Yu H; Zhang L; Li XH; Xu HY; Liu YC J Nanosci Nanotechnol; 2016 Apr; 16(4):3659-63. PubMed ID: 27451684 [TBL] [Abstract][Full Text] [Related]
15. Defects and Charge-Trapping Mechanisms of Double-Active-Layer In-Zn-O and Al-Sn-Zn-In-O Thin-Film Transistors. Goh Y; Kim T; Yang JH; Choi JH; Hwang CS; Cho SH; Jeon S ACS Appl Mater Interfaces; 2017 Mar; 9(11):9271-9279. PubMed ID: 28252929 [TBL] [Abstract][Full Text] [Related]
16. Electrical characteristic fluctuation of 16-nm-gate high-κ/metal gate bulk FinFET devices in the presence of random interface traps. Hsu SC; Li Y Nanoscale Res Lett; 2014; 9(1):633. PubMed ID: 25520590 [TBL] [Abstract][Full Text] [Related]
17. Low-Frequency Noise Characteristics in Multi-Layer WSe₂ Field Effect Transistors with Different Contact Metals. Kang WM; Cho IT; Roh J; Lee C; Lee JH J Nanosci Nanotechnol; 2019 Oct; 19(10):6422-6428. PubMed ID: 31026972 [TBL] [Abstract][Full Text] [Related]
18. Abnormal Threshold Voltage Shifts in P-Channel Low-Temperature Polycrystalline Silicon Thin Film Transistors Under Negative Bias Temperature Stress. Kim SS; Choi PH; Baek DH; Lee JH; Choi BD J Nanosci Nanotechnol; 2015 Oct; 15(10):7555-8. PubMed ID: 26726370 [TBL] [Abstract][Full Text] [Related]
19. Self-aligned top-gate amorphous indium zinc oxide thin-film transistors exceeding low-temperature poly-Si transistor performance. Park JC; Lee HN; Im S ACS Appl Mater Interfaces; 2013 Aug; 5(15):6990-5. PubMed ID: 23823486 [TBL] [Abstract][Full Text] [Related]