These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
119 related articles for article (PubMed ID: 24531860)
1. Multi-bit operations in vertical spintronic shift registers. Lavrijsen R; Petit DC; Fernández-Pacheco A; Lee J; Mansell M; Cowburn RP Nanotechnology; 2014 Mar; 25(10):105201. PubMed ID: 24531860 [TBL] [Abstract][Full Text] [Related]
2. Microfluidic pneumatic logic circuits and digital pneumatic microprocessors for integrated microfluidic systems. Rhee M; Burns MA Lab Chip; 2009 Nov; 9(21):3131-43. PubMed ID: 19823730 [TBL] [Abstract][Full Text] [Related]
3. Magnetic ratchet for three-dimensional spintronic memory and logic. Lavrijsen R; Lee JH; Fernández-Pacheco A; Petit DC; Mansell R; Cowburn RP Nature; 2013 Jan; 493(7434):647-50. PubMed ID: 23364743 [TBL] [Abstract][Full Text] [Related]
4. DNA multi-bit non-volatile memory and bit-shifting operations using addressable electrode arrays and electric field-induced hybridization. Song Y; Kim S; Heller MJ; Huang X Nat Commun; 2018 Jan; 9(1):281. PubMed ID: 29348493 [TBL] [Abstract][Full Text] [Related]
5. Reconfigurable Compute-In-Memory on Field-Programmable Ferroelectric Diodes. Liu X; Ting J; He Y; Fiagbenu MMA; Zheng J; Wang D; Frost J; Musavigharavi P; Esteves G; Kisslinger K; Anantharaman SB; Stach EA; Olsson RH; Jariwala D Nano Lett; 2022 Sep; 22(18):7690-7698. PubMed ID: 36121208 [TBL] [Abstract][Full Text] [Related]
6. A natively flexible 32-bit Arm microprocessor. Biggs J; Myers J; Kufel J; Ozer E; Craske S; Sou A; Ramsdale C; Williamson K; Price R; White S Nature; 2021 Jul; 595(7868):532-536. PubMed ID: 34290427 [TBL] [Abstract][Full Text] [Related]
7. Parallel modified signed-digit arithmetic using an optoelectronic shared content-addressable-memory processor. Ha B; Li Y Appl Opt; 1994 Jun; 33(17):3647-62. PubMed ID: 20885756 [TBL] [Abstract][Full Text] [Related]
10. Nanowire spintronics for storage class memories and logic. Hrkac G; Dean J; Allwood DA Philos Trans A Math Phys Eng Sci; 2011 Aug; 369(1948):3214-28. PubMed ID: 21727122 [TBL] [Abstract][Full Text] [Related]
12. Butterfly interconnection implementation for an n-bit parallel ripple carry full adder. Sun DG; Weng ZH Appl Opt; 1991 May; 30(14):1781-5. PubMed ID: 20700358 [TBL] [Abstract][Full Text] [Related]
13. In-situ, In-Memory Stateful Vector Logic Operations based on Voltage Controlled Magnetic Anisotropy. Jaiswal A; Agrawal A; Roy K Sci Rep; 2018 Apr; 8(1):5738. PubMed ID: 29636489 [TBL] [Abstract][Full Text] [Related]
14. Room-temperature logic-in-memory operations in single-metallofullerene devices. Li J; Hou S; Yao YR; Zhang C; Wu Q; Wang HC; Zhang H; Liu X; Tang C; Wei M; Xu W; Wang Y; Zheng J; Pan Z; Kang L; Liu J; Shi J; Yang Y; Lambert CJ; Xie SY; Hong W Nat Mater; 2022 Aug; 21(8):917-923. PubMed ID: 35835820 [TBL] [Abstract][Full Text] [Related]
15. Hardware emulation of stochastic p-bits for invertible logic. Pervaiz AZ; Ghantasala LA; Camsari KY; Datta S Sci Rep; 2017 Sep; 7(1):10994. PubMed ID: 28887489 [TBL] [Abstract][Full Text] [Related]
16. Multi-bit binary decoder based on Belousov-Zhabotinsky reaction. Sun MZ; Zhao X J Chem Phys; 2013 Mar; 138(11):114106. PubMed ID: 23534626 [TBL] [Abstract][Full Text] [Related]
17. Demonstration of controlled-NOT quantum gates on a pair of superconducting quantum bits. Plantenberg JH; de Groot PC; Harmans CJ; Mooij JE Nature; 2007 Jun; 447(7146):836-9. PubMed ID: 17568742 [TBL] [Abstract][Full Text] [Related]