372 related articles for article (PubMed ID: 24727896)
1. High performance Si nanowire field-effect-transistors based on a CMOS inverter with tunable threshold voltage.
Van NH; Lee JH; Sohn JI; Cha SN; Whang D; Kim JM; Kang DJ
Nanoscale; 2014 May; 6(10):5479-83. PubMed ID: 24727896
[TBL] [Abstract][Full Text] [Related]
2. Ultralow power complementary inverter circuits using axially doped p- and n-channel Si nanowire field effect transistors.
Van NH; Lee JH; Whang D; Kang DJ
Nanoscale; 2016 Jun; 8(23):12022-8. PubMed ID: 27240692
[TBL] [Abstract][Full Text] [Related]
3. Highly Flexible Hybrid CMOS Inverter Based on Si Nanomembrane and Molybdenum Disulfide.
Das T; Chen X; Jang H; Oh IK; Kim H; Ahn JH
Small; 2016 Nov; 12(41):5720-5727. PubMed ID: 27608439
[TBL] [Abstract][Full Text] [Related]
4. Mechanically Flexible and High-Performance CMOS Logic Circuits.
Honda W; Arie T; Akita S; Takei K
Sci Rep; 2015 Oct; 5():15099. PubMed ID: 26459882
[TBL] [Abstract][Full Text] [Related]
5. Top-down fabrication of fully CMOS-compatible silicon nanowire arrays and their integration into CMOS Inverters on plastic.
Lee M; Jeon Y; Moon T; Kim S
ACS Nano; 2011 Apr; 5(4):2629-36. PubMed ID: 21355599
[TBL] [Abstract][Full Text] [Related]
6. Ultralow-power non-volatile memory cells based on P(VDF-TrFE) ferroelectric-gate CMOS silicon nanowire channel field-effect transistors.
Van NH; Lee JH; Whang D; Kang DJ
Nanoscale; 2015 Jul; 7(27):11660-6. PubMed ID: 26098677
[TBL] [Abstract][Full Text] [Related]
7. Tunable threshold voltage of an n-type Si nanowire ferroelectric-gate field effect transistor for high-performance nonvolatile memory applications.
Van NH; Lee JH; Sohn JI; Cha S; Whang D; Kim JM; Kang DJ
Nanotechnology; 2014 May; 25(20):205201. PubMed ID: 24784161
[TBL] [Abstract][Full Text] [Related]
8. Metal contact engineering and registration-free fabrication of complementary metal-oxide semiconductor integrated circuits using aligned carbon nanotubes.
Wang C; Ryu K; Badmaev A; Zhang J; Zhou C
ACS Nano; 2011 Feb; 5(2):1147-53. PubMed ID: 21271709
[TBL] [Abstract][Full Text] [Related]
9. Three-Dimensional Flexible Complementary Metal-Oxide-Semiconductor Logic Circuits Based On Two-Layer Stacks of Single-Walled Carbon Nanotube Networks.
Zhao Y; Li Q; Xiao X; Li G; Jin Y; Jiang K; Wang J; Fan S
ACS Nano; 2016 Feb; 10(2):2193-202. PubMed ID: 26768020
[TBL] [Abstract][Full Text] [Related]
10. CdSe Nanowire-Based Flexible Devices: Schottky Diodes, Metal-Semiconductor Field-Effect Transistors, and Inverters.
Jin W; Zhang K; Gao Z; Li Y; Yao L; Wang Y; Dai L
ACS Appl Mater Interfaces; 2015 Jun; 7(24):13131-6. PubMed ID: 26061530
[TBL] [Abstract][Full Text] [Related]
11. III-V Nanowire Complementary Metal-Oxide Semiconductor Transistors Monolithically Integrated on Si.
Svensson J; Dey AW; Jacobsson D; Wernersson LE
Nano Lett; 2015 Dec; 15(12):7898-904. PubMed ID: 26595174
[TBL] [Abstract][Full Text] [Related]
12. Ultralow-power complementary metal-oxide-semiconductor inverters constructed on Schottky barrier modified nanowire metal-oxide-semiconductor field-effect-transistors.
Ma RM; Peng RM; Wen XN; Dai L; Liu C; Sun T; Xu WJ; Qin GG
J Nanosci Nanotechnol; 2010 Oct; 10(10):6428-31. PubMed ID: 21137742
[TBL] [Abstract][Full Text] [Related]
13. Tuning the threshold voltage of carbon nanotube transistors by n-type molecular doping for robust and flexible complementary circuits.
Wang H; Wei P; Li Y; Han J; Lee HR; Naab BD; Liu N; Wang C; Adijanto E; Tee BC; Morishita S; Li Q; Gao Y; Cui Y; Bao Z
Proc Natl Acad Sci U S A; 2014 Apr; 111(13):4776-81. PubMed ID: 24639537
[TBL] [Abstract][Full Text] [Related]
14. High-Performance CMOS Inverter Array with Monolithic 3D Architecture Based on CVD-Grown n-MoS
Jia X; Cheng Z; Han B; Cheng X; Wang Q; Ran Y; Xu W; Li Y; Gao P; Dai L
Small; 2023 May; 19(19):e2207927. PubMed ID: 36748299
[TBL] [Abstract][Full Text] [Related]
15. Long single ZnO nanowire for logic and memory circuits: NOT, NAND, NOR gate, and SRAM.
Lee YT; Ali Raza SR; Jeon PJ; Ha R; Choi HJ; Im S
Nanoscale; 2013 May; 5(10):4181-5. PubMed ID: 23584636
[TBL] [Abstract][Full Text] [Related]
16. MoS
He X; Chow W; Liu F; Tay B; Liu Z
Small; 2017 Jan; 13(2):. PubMed ID: 27762499
[TBL] [Abstract][Full Text] [Related]
17. High-performance hybrid complementary logic inverter through monolithic integration of a MEMS switch and an oxide TFT.
Song YH; Ahn SJ; Kim MW; Lee JO; Hwang CS; Pi JE; Ko SD; Choi KW; Park SH; Yoon JB
Small; 2015 Mar; 11(12):1390-5. PubMed ID: 25418881
[TBL] [Abstract][Full Text] [Related]
18. High performance amorphous ZnMgO/carbon nanotube composite thin-film transistors with a tunable threshold voltage.
Liu X; Liu W; Xiao X; Wang C; Fan Z; Qu Y; Cai B; Guo S; Li J; Jiang C; Duan X; Liao L
Nanoscale; 2013 Apr; 5(7):2830-4. PubMed ID: 23443668
[TBL] [Abstract][Full Text] [Related]
19. Low Power Consumption Complementary Inverters with n-MoS2 and p-WSe2 Dichalcogenide Nanosheets on Glass for Logic and Light-Emitting Diode Circuits.
Jeon PJ; Kim JS; Lim JY; Cho Y; Pezeshki A; Lee HS; Yu S; Min SW; Im S
ACS Appl Mater Interfaces; 2015 Oct; 7(40):22333-40. PubMed ID: 26399664
[TBL] [Abstract][Full Text] [Related]
20. Mode tunable p-type Si nanowire transistor based zero drive load logic inverter.
Moon KJ; Lee TI; Lee SH; Han YU; Ham MH; Myoung JM
Chem Commun (Camb); 2012 Jul; 48(58):7307-9. PubMed ID: 22711254
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
