These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
120 related articles for article (PubMed ID: 24757947)
21. Recent patents in semiconductor nanocluster floating gate flash memory. Dai JY; Lee PF Recent Pat Nanotechnol; 2007; 1(2):91-7. PubMed ID: 19076023 [TBL] [Abstract][Full Text] [Related]
22. Reduce cell to cell charge interference by virtual ground inclusion in 3-dimensional vertical gate NAND flash memory. Choi S; Lee J; Oh S; Lee SB J Nanosci Nanotechnol; 2011 Jul; 11(7):5865-9. PubMed ID: 22121622 [TBL] [Abstract][Full Text] [Related]
23. Transparent Flash Memory Using Single Ta Hota MK; Alshammari FH; Salama KN; Alshareef HN ACS Appl Mater Interfaces; 2017 Jul; 9(26):21856-21863. PubMed ID: 28593752 [TBL] [Abstract][Full Text] [Related]
24. Charge trap memory based on few-layer black phosphorus. Feng Q; Yan F; Luo W; Wang K Nanoscale; 2016 Feb; 8(5):2686-92. PubMed ID: 26758336 [TBL] [Abstract][Full Text] [Related]
25. Quantum Hall conductance of graphene combined with charge-trap memory operation. Kang H; Yun Y; Park J; Kim J; Truong TK; Kim JG; Park N; Yun H; Lee SW; Lee YH; Suh D Nanotechnology; 2015 Aug; 26(34):345202. PubMed ID: 26242388 [TBL] [Abstract][Full Text] [Related]
26. Degradation mechanisms of the program characteristics of 10 nm NAND flash memories due to cell-to-cell interference. Ryu JT; Kim TW J Nanosci Nanotechnol; 2013 Sep; 13(9):6420-3. PubMed ID: 24205674 [TBL] [Abstract][Full Text] [Related]
27. Artificial Synaptic Emulators Based on MoS Yi SG; Park MU; Kim SH; Lee CJ; Kwon J; Lee GH; Yoo KH ACS Appl Mater Interfaces; 2018 Sep; 10(37):31480-31487. PubMed ID: 30105909 [TBL] [Abstract][Full Text] [Related]
28. Stable charge storing in two-dimensional MoS2 nanoflake floating gates for multilevel organic flash memory. Kang M; Kim YA; Yun JM; Khim D; Kim J; Noh YY; Baeg KJ; Kim DY Nanoscale; 2014 Nov; 6(21):12315-23. PubMed ID: 25183039 [TBL] [Abstract][Full Text] [Related]
29. A Novel Program Scheme for Z-Interference Improvement in 3D NAND Flash Memory. Jia J; Jin L; Jia X; You K Micromachines (Basel); 2023 Apr; 14(4):. PubMed ID: 37421129 [TBL] [Abstract][Full Text] [Related]
30. Nanoscale two-bit/cell NAND silicon-oxide-nitride-oxide-silicon devices with a separated double-gate saddle-type structure. Park SS; You JH; Kwack KD; Kim TW J Nanosci Nanotechnol; 2011 Feb; 11(2):1337-41. PubMed ID: 21456183 [TBL] [Abstract][Full Text] [Related]
31. Two-dimensional molybdenum disulphide nanosheet-covered metal nanoparticle array as a floating gate in multi-functional flash memories. Han ST; Zhou Y; Chen B; Zhou L; Yan Y; Zhang H; Roy VA Nanoscale; 2015 Nov; 7(41):17496-503. PubMed ID: 26445097 [TBL] [Abstract][Full Text] [Related]
33. In Hwang ES; Kim JS; Jeon SM; Lee SJ; Jang Y; Cho DY; Hwang CS Nanotechnology; 2018 Apr; 29(15):155203. PubMed ID: 29420311 [TBL] [Abstract][Full Text] [Related]
34. Hierarchically built gold nanoparticle supercluster arrays as charge storage centers for enhancing the performance of flash memory devices. Suresh V; Kusuma DY; Lee PS; Yap FL; Srinivasan MP; Krishnamoorthy S ACS Appl Mater Interfaces; 2015 Jan; 7(1):279-86. PubMed ID: 25427075 [TBL] [Abstract][Full Text] [Related]
35. Charge storage characteristics of silicon nanoclusters in silicon nitride matrix grown by laser assisted chemical vapor deposition method. Tsai TC; Lou LR; Lee CT J Nanosci Nanotechnol; 2011 Aug; 11(8):6837-42. PubMed ID: 22103088 [TBL] [Abstract][Full Text] [Related]
36. Comparative analysis of trap-based program/erase behaviors with different tunnel barriers. Li DH; Kim Y; Kim DH; Lee GS; Park BG J Nanosci Nanotechnol; 2011 Dec; 11(12):10535-8. PubMed ID: 22408942 [TBL] [Abstract][Full Text] [Related]
37. Graphene flash memory. Hong AJ; Song EB; Yu HS; Allen MJ; Kim J; Fowler JD; Wassei JK; Park Y; Wang Y; Zou J; Kaner RB; Weiller BH; Wang KL ACS Nano; 2011 Oct; 5(10):7812-7. PubMed ID: 21854056 [TBL] [Abstract][Full Text] [Related]
38. Layer-by-layer assembled charge-trap memory devices with adjustable electronic properties. Lee JS; Cho J; Lee C; Kim I; Park J; Kim YM; Shin H; Lee J; Caruso F Nat Nanotechnol; 2007 Dec; 2(12):790-5. PubMed ID: 18654433 [TBL] [Abstract][Full Text] [Related]
39. Switchable Chemical-Bond Reorganization for the Stable Charge Trapping in Amorphous Silicon Nitride. Choi WI; Son WJ; Dronskowski R; Oh Y; Yang SY; Kwon U; Kim DS Adv Mater; 2024 Mar; 36(9):e2308054. PubMed ID: 37939362 [TBL] [Abstract][Full Text] [Related]
40. Organic transistor memory with a charge storage molecular double-floating-gate monolayer. Tseng CW; Huang DC; Tao YT ACS Appl Mater Interfaces; 2015 May; 7(18):9767-75. PubMed ID: 25875747 [TBL] [Abstract][Full Text] [Related] [Previous] [Next] [New Search]