161 related articles for article (PubMed ID: 25415989)
1. Complexity optimization and high-throughput low-latency hardware implementation of a multi-electrode spike-sorting algorithm.
Dragas J; Jackel D; Hierlemann A; Franke F
IEEE Trans Neural Syst Rehabil Eng; 2015 Mar; 23(2):149-58. PubMed ID: 25415989
[TBL] [Abstract][Full Text] [Related]
2. An unsupervised method for on-chip neural spike detection in multi-electrode recording systems.
Dragas J; Jäckel D; Franke F; Hierlemann A
Annu Int Conf IEEE Eng Med Biol Soc; 2013; 2013():2535-8. PubMed ID: 24110243
[TBL] [Abstract][Full Text] [Related]
3. High-Throughput Hardware for Real-Time Spike Overlap Decomposition in Multi-Electrode Neuronal Recording Systems.
Dragas J; Jäckel D; Franke F; Hierlemann A
IEEE Int Symp Circuits Syst Proc; 2014; 2014():658-661. PubMed ID: 34987273
[TBL] [Abstract][Full Text] [Related]
4. VLSI architecture of NEO spike detection with noise shaping filter and feature extraction using informative samples.
Hoang L; Yang Z; Liu W
Annu Int Conf IEEE Eng Med Biol Soc; 2009; 2009():978-81. PubMed ID: 19963481
[TBL] [Abstract][Full Text] [Related]
5. Stream-based Hebbian eigenfilter for real-time neuronal spike discrimination.
Yu B; Mak T; Li X; Smith L; Sun Y; Poon CS
Biomed Eng Online; 2012 Apr; 11():18. PubMed ID: 22490725
[TBL] [Abstract][Full Text] [Related]
6. Spike sorting algorithms and their efficient hardware implementation: a comprehensive survey.
Zhang T; Rahimi Azghadi M; Lammie C; Amirsoleimani A; Genov R
J Neural Eng; 2023 Apr; 20(2):. PubMed ID: 36972585
[No Abstract] [Full Text] [Related]
7. An implantable VLSI architecture for real time spike sorting in cortically controlled Brain Machine Interfaces.
Aghagolzadeh M; Zhang F; Oweiss K
Annu Int Conf IEEE Eng Med Biol Soc; 2010; 2010():1569-72. PubMed ID: 21096383
[TBL] [Abstract][Full Text] [Related]
8. An unsupervised real-time spike sorting system based on optimized OSort.
Wu Y; Li BZ; Wang L; Fan S; Chen C; Li A; Lin Q; Wang P
J Neural Eng; 2023 Nov; 20(6):. PubMed ID: 37972395
[No Abstract] [Full Text] [Related]
9. Comparison of Classifier Architectures for Online Neural Spike Sorting.
Saeed M; Khan AA; Kamboh AM
IEEE Trans Neural Syst Rehabil Eng; 2017 Apr; 25(4):334-344. PubMed ID: 28029625
[TBL] [Abstract][Full Text] [Related]
10. Computationally efficient neural feature extraction for spike sorting in implantable high-density recording systems.
Kamboh AM; Mason AJ
IEEE Trans Neural Syst Rehabil Eng; 2013 Jan; 21(1):1-9. PubMed ID: 22899586
[TBL] [Abstract][Full Text] [Related]
11. A Neuromorphic Brain Interface based on RRAM Crossbar Arrays for High Throughput Real-time Spike Sorting.
Shi Y; Ananthakrishnan A; Oh S; Liu X; Hota G; Cauwenberghs G; Kuzum D
IEEE Trans Electron Devices; 2022 Apr; 69(4):2137-2144. PubMed ID: 37168652
[TBL] [Abstract][Full Text] [Related]
12. Technology-aware algorithm design for neural spike detection, feature extraction, and dimensionality reduction.
Gibson S; Judy JW; Marković D
IEEE Trans Neural Syst Rehabil Eng; 2010 Oct; 18(5):469-78. PubMed ID: 20525534
[TBL] [Abstract][Full Text] [Related]
13. Comparison of spike-sorting algorithms for future hardware implementation.
Gibson S; Judy JW; Markovic D
Annu Int Conf IEEE Eng Med Biol Soc; 2008; 2008():5015-20. PubMed ID: 19163843
[TBL] [Abstract][Full Text] [Related]
14. Unsupervised and real-time spike sorting chip for neural signal processing in hippocampal prosthesis.
Xu H; Han Y; Han X; Xu J; Lin S; Cheung RCC
J Neurosci Methods; 2019 Jan; 311():111-121. PubMed ID: 30339881
[TBL] [Abstract][Full Text] [Related]
15. A 128-channel 6 mW wireless neural recording IC with spike feature extraction and UWB transmitter.
Chae MS; Yang Z; Yuce MR; Hoang L; Liu W
IEEE Trans Neural Syst Rehabil Eng; 2009 Aug; 17(4):312-21. PubMed ID: 19435684
[TBL] [Abstract][Full Text] [Related]
16. Minimum requirements for accurate and efficient real-time on-chip spike sorting.
Navajas J; Barsakcioglu DY; Eftekhar A; Jackson A; Constandinou TG; Quian Quiroga R
J Neurosci Methods; 2014 Jun; 230():51-64. PubMed ID: 24769170
[TBL] [Abstract][Full Text] [Related]
17. Algorithms and architectures for low power spike detection and alignment.
Zviagintsev A; Perelman Y; Ginosar R
J Neural Eng; 2006 Mar; 3(1):35-42. PubMed ID: 16510940
[TBL] [Abstract][Full Text] [Related]
18. Compact standalone platform for neural recording with real-time spike sorting and data logging.
Luan S; Williams I; Maslik M; Liu Y; De Carvalho F; Jackson A; Quiroga RQ; Constandinou TG
J Neural Eng; 2018 Aug; 15(4):046014. PubMed ID: 29623905
[TBL] [Abstract][Full Text] [Related]
19. Hardware considerations of a spatial filter for decorrelating high-density multielectrode neural recordings.
Thomson KE; Oweiss KG
Conf Proc IEEE Eng Med Biol Soc; 2006; 2006():1244-7. PubMed ID: 17946884
[TBL] [Abstract][Full Text] [Related]
20. Event-driven processing for hardware-efficient neural spike sorting.
Liu Y; Pereira JL; Constandinou TG
J Neural Eng; 2018 Feb; 15(1):016016. PubMed ID: 28978779
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
