279 related articles for article (PubMed ID: 26595174)
1. III-V Nanowire Complementary Metal-Oxide Semiconductor Transistors Monolithically Integrated on Si.
Svensson J; Dey AW; Jacobsson D; Wernersson LE
Nano Lett; 2015 Dec; 15(12):7898-904. PubMed ID: 26595174
[TBL] [Abstract][Full Text] [Related]
2. Single InAs/GaSb nanowire low-power CMOS inverter.
Dey AW; Svensson J; Borg BM; Ek M; Wernersson LE
Nano Lett; 2012 Nov; 12(11):5593-7. PubMed ID: 23043243
[TBL] [Abstract][Full Text] [Related]
3. III-V complementary metal-oxide-semiconductor electronics on silicon substrates.
Nah J; Fang H; Wang C; Takei K; Lee MH; Plis E; Krishna S; Javey A
Nano Lett; 2012 Jul; 12(7):3592-5. PubMed ID: 22694195
[TBL] [Abstract][Full Text] [Related]
4. Vertical InAs/InGaAs Heterostructure Metal-Oxide-Semiconductor Field-Effect Transistors on Si.
Kilpi OP; Svensson J; Wu J; Persson AR; Wallenberg R; Lind E; Wernersson LE
Nano Lett; 2017 Oct; 17(10):6006-6010. PubMed ID: 28873310
[TBL] [Abstract][Full Text] [Related]
5. Improved Electrostatics through Digital Etch Schemes in Vertical GaSb Nanowire p-MOSFETs on Si.
Zhu Z; Jönsson A; Liu YP; Svensson J; Timm R; Wernersson LE
ACS Appl Electron Mater; 2022 Jan; 4(1):531-538. PubMed ID: 35098137
[TBL] [Abstract][Full Text] [Related]
6. Cascaded Logic Gates Based on High-Performance Ambipolar Dual-Gate WSe
Li X; Zhou P; Hu X; Rivers E; Watanabe K; Taniguchi T; Akinwande D; Friedman JS; Incorvia JAC
ACS Nano; 2023 Jul; 17(13):12798-12808. PubMed ID: 37377371
[TBL] [Abstract][Full Text] [Related]
7. Ultralow power complementary inverter circuits using axially doped p- and n-channel Si nanowire field effect transistors.
Van NH; Lee JH; Whang D; Kang DJ
Nanoscale; 2016 Jun; 8(23):12022-8. PubMed ID: 27240692
[TBL] [Abstract][Full Text] [Related]
8. Highly gate-tuneable Rashba spin-orbit interaction in a gate-all-around InAs nanowire metal-oxide-semiconductor field-effect transistor.
Takase K; Ashikawa Y; Zhang G; Tateno K; Sasaki S
Sci Rep; 2017 Apr; 7(1):930. PubMed ID: 28424473
[TBL] [Abstract][Full Text] [Related]
9. Enhancement-Mode Ambipolar Thin-Film Transistors and CMOS Logic Circuits using Bilayer Ga
Yuvaraja S; Khandelwal V; Krishna S; Lu Y; Liu Z; Kumar M; Tang X; Maciel García GI; Chettri D; Liao CH; Li X
ACS Appl Mater Interfaces; 2024 Feb; 16(5):6088-6097. PubMed ID: 38278516
[TBL] [Abstract][Full Text] [Related]
10. Mechanically Flexible and High-Performance CMOS Logic Circuits.
Honda W; Arie T; Akita S; Takei K
Sci Rep; 2015 Oct; 5():15099. PubMed ID: 26459882
[TBL] [Abstract][Full Text] [Related]
11. Ultralow-power complementary metal-oxide-semiconductor inverters constructed on Schottky barrier modified nanowire metal-oxide-semiconductor field-effect-transistors.
Ma RM; Peng RM; Wen XN; Dai L; Liu C; Sun T; Xu WJ; Qin GG
J Nanosci Nanotechnol; 2010 Oct; 10(10):6428-31. PubMed ID: 21137742
[TBL] [Abstract][Full Text] [Related]
12. High-Mobility GaSb Nanostructures Cointegrated with InAs on Si.
Borg M; Schmid H; Gooth J; Rossell MD; Cutaia D; Knoedler M; Bologna N; Wirths S; Moselund KE; Riel H
ACS Nano; 2017 Mar; 11(3):2554-2560. PubMed ID: 28225591
[TBL] [Abstract][Full Text] [Related]
13. High performance Si nanowire field-effect-transistors based on a CMOS inverter with tunable threshold voltage.
Van NH; Lee JH; Sohn JI; Cha SN; Whang D; Kim JM; Kang DJ
Nanoscale; 2014 May; 6(10):5479-83. PubMed ID: 24727896
[TBL] [Abstract][Full Text] [Related]
14. Self-catalyzed InAs nanowires grown on Si: the key role of kinetics on their morphology.
Dhungana DS; Mallet N; Fazzini PF; Larrieu G; Cristiano F; Plissard SR
Nanotechnology; 2022 Sep; 33(48):. PubMed ID: 35998566
[TBL] [Abstract][Full Text] [Related]
15. p-GaAs Nanowire Metal-Semiconductor Field-Effect Transistors with Near-Thermal Limit Gating.
Ullah AR; Meyer F; Gluschke JG; Naureen S; Caroff P; Krogstrup P; Nygård J; Micolich AP
Nano Lett; 2018 Sep; 18(9):5673-5680. PubMed ID: 30134098
[TBL] [Abstract][Full Text] [Related]
16. Highly Flexible Hybrid CMOS Inverter Based on Si Nanomembrane and Molybdenum Disulfide.
Das T; Chen X; Jang H; Oh IK; Kim H; Ahn JH
Small; 2016 Nov; 12(41):5720-5727. PubMed ID: 27608439
[TBL] [Abstract][Full Text] [Related]
17. High-performance logic circuits constructed on single CdS nanowires.
Ma RM; Dai L; Huo HB; Xu WJ; Qin GG
Nano Lett; 2007 Nov; 7(11):3300-4. PubMed ID: 17935372
[TBL] [Abstract][Full Text] [Related]
18. Performance enhancement of GaSb vertical nanowire p-type MOSFETs on Si by rapid thermal annealing.
Zhu Z; Svensson J; Jönsson A; Wernersson LE
Nanotechnology; 2021 Nov; 33(7):. PubMed ID: 34736238
[TBL] [Abstract][Full Text] [Related]
19. Vertical InAs nanowire wrap gate transistors with f(t) > 7 GHz and f(max) > 20 GHz.
Egard M; Johansson S; Johansson AC; Persson KM; Dey AW; Borg BM; Thelander C; Wernersson LE; Lind E
Nano Lett; 2010 Mar; 10(3):809-12. PubMed ID: 20131812
[TBL] [Abstract][Full Text] [Related]
20. Subnanowatt carbon nanotube complementary logic enabled by threshold voltage control.
Geier ML; Prabhumirashi PL; McMorrow JJ; Xu W; Seo JW; Everaerts K; Kim CH; Marks TJ; Hersam MC
Nano Lett; 2013 Oct; 13(10):4810-4. PubMed ID: 24020970
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
