These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

80 related articles for article (PubMed ID: 27483878)

  • 1. DRAM Weak Cell Characterization for Retention Time.
    Kang J; Lee S; Choi B
    J Nanosci Nanotechnol; 2016 May; 16(5):5092-5. PubMed ID: 27483878
    [TBL] [Abstract][Full Text] [Related]  

  • 2. Simulation Study: The Impact of Structural Variations on the Characteristics of a Buried-Channel-Array Transistor (BCAT) in DRAM.
    Sun M; Baac HW; Shin C
    Micromachines (Basel); 2022 Sep; 13(9):. PubMed ID: 36144099
    [TBL] [Abstract][Full Text] [Related]  

  • 3. Capacitorless 1T-DRAM on crystallized poly-Si TFT.
    Kim MS; Cho WJ
    J Nanosci Nanotechnol; 2011 Jul; 11(7):5608-11. PubMed ID: 22121578
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Retention-Aware DRAM Auto-Refresh Scheme for Energy and Performance Efficiency.
    Cheng WK; Shen PY; Li XL
    Micromachines (Basel); 2019 Sep; 10(9):. PubMed ID: 31500379
    [TBL] [Abstract][Full Text] [Related]  

  • 5. 3-D stacked polycrystalline-silicon-MOSFET-based capacitorless DRAM with superior immunity to grain-boundary's influence.
    Lee SH; Park J; Min SR; Kim GU; Jang J; Bae JH; Lee SH; Kang IM
    Sci Rep; 2022 Aug; 12(1):14455. PubMed ID: 36002621
    [TBL] [Abstract][Full Text] [Related]  

  • 6. The Programming Optimization of Capacitorless 1T DRAM Based on the Dual-Gate TFET.
    Li W; Liu H; Wang S; Chen S; Wang Q
    Nanoscale Res Lett; 2017 Sep; 12(1):524. PubMed ID: 28875269
    [TBL] [Abstract][Full Text] [Related]  

  • 7. The Optimization of Spacer Engineering for Capacitor-Less DRAM Based on the Dual-Gate Tunneling Transistor.
    Li W; Liu H; Wang S; Chen S; Wang Q
    Nanoscale Res Lett; 2018 Mar; 13(1):73. PubMed ID: 29508093
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Simulation of One-Transistor Dynamic Random-Access Memory Based on Symmetric Double-Gate Si Junctionless Transistor.
    Kim BG; Seo JH; Yoon YJ; Cho MS; Yu E; Lee JH; Cho S; Kang IM
    J Nanosci Nanotechnol; 2018 Sep; 18(9):6593-6597. PubMed ID: 29677840
    [TBL] [Abstract][Full Text] [Related]  

  • 9. Split-gate-structure 1T DRAM for retention characteristic improvement.
    Kim G; Kim SW; Ryoo KC; Oh JH; Sun MC; Kim HW; Kwon DW; Jang JS; Jung S; Kim JH; Park BG
    J Nanosci Nanotechnol; 2011 Jul; 11(7):5603-7. PubMed ID: 22121577
    [TBL] [Abstract][Full Text] [Related]  

  • 10. Simulation for Electrical Performances of the Capacitorless Dynamic Random Access Memory Based on Junctionless FinFETs.
    Cho MS; Yoon YJ; Kim BG; Jung JH; Jang WD; Lee JH; Kang IM
    J Nanosci Nanotechnol; 2019 Oct; 19(10):6755-6761. PubMed ID: 31027024
    [TBL] [Abstract][Full Text] [Related]  

  • 11. Insight into over Repair of Hot Carrier Degradation by GIDL Current in Si p-FinFETs Using Ultra-Fast Measurement Technique.
    Chang H; Wang G; Yang H; Liu Q; Zhou L; Ji Z; Yu R; Wu Z; Yin H; Du A; Li J; Luo J; Zhao C; Wang W
    Nanomaterials (Basel); 2023 Apr; 13(7):. PubMed ID: 37049352
    [TBL] [Abstract][Full Text] [Related]  

  • 12. Random Telegraph Noises from the Source Follower, the Photodiode Dark Current, and the Gate-Induced Sense Node Leakage in CMOS Image Sensors.
    Chao CY; Yeh SF; Wu MH; Chou KY; Tu H; Lee CL; Yin C; Paillet P; Goiffon V
    Sensors (Basel); 2019 Dec; 19(24):. PubMed ID: 31835566
    [TBL] [Abstract][Full Text] [Related]  

  • 13. A Novel Capacitorless 1T DRAM with Embedded Oxide Layer.
    Zhao D; Xia Z; Yang T; Yang Y; Zhou W; Huo Z
    Micromachines (Basel); 2022 Oct; 13(10):. PubMed ID: 36296125
    [TBL] [Abstract][Full Text] [Related]  

  • 14. In-DRAM Cache Management for Low Latency and Low Power 3D-Stacked DRAMs.
    Shin HH; Chung EY
    Micromachines (Basel); 2019 Feb; 10(2):. PubMed ID: 30769837
    [TBL] [Abstract][Full Text] [Related]  

  • 15. Self-Adaption of the GIDL Erase Promotes Stacking More Layers in 3D NAND Flash.
    Yang T; Zhang B; Wang Q; Jin L; Xia Z
    Micromachines (Basel); 2023 Mar; 14(3):. PubMed ID: 36985093
    [TBL] [Abstract][Full Text] [Related]  

  • 16. Investigation of Corner Effect and Identification of Tunneling Regimes in L-Shaped Tunnel Field-Effect-Transistor.
    Najam F; Yu YS
    J Nanosci Nanotechnol; 2018 Sep; 18(9):6575-6583. PubMed ID: 29677837
    [TBL] [Abstract][Full Text] [Related]  

  • 17. Charge retention characteristics of silicide-induced crystallized polycrystalline silicon floating gate thin-film transistors for active matrix organic light-emitting diode.
    Park JH; Son SW; Byun CW; Kim HY; Joo SN; Lee YW; Yun SJ; Joo SK
    J Nanosci Nanotechnol; 2013 Oct; 13(10):7073-6. PubMed ID: 24245194
    [TBL] [Abstract][Full Text] [Related]  

  • 18. Extraction of Distance Between Interface Trap and Oxide Trap from Random Telegraph Noise in Gate-Induced Drain Leakage.
    Seo Y; Yoo S; Shin J; Kim H; Kim H; Jeon S; Shin H
    J Nanosci Nanotechnol; 2016 May; 16(5):5247-51. PubMed ID: 27483908
    [TBL] [Abstract][Full Text] [Related]  

  • 19. A Novel Channel Preparation Scheme to Optimize Program Disturbance in Three-Dimensional NAND Flash Memory.
    You K; Jin L; Jia J; Huo Z
    Micromachines (Basel); 2024 Jan; 15(2):. PubMed ID: 38398952
    [TBL] [Abstract][Full Text] [Related]  

  • 20. A 1T Dynamic Random Access Memory Cell Based on Gated Thyristor with Surrounding Gate Structure for High Scalability.
    Kim H; Kim S; Kim HM; Lee K; Kim S; Pak BG
    J Nanosci Nanotechnol; 2018 Sep; 18(9):5919-5924. PubMed ID: 29677717
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 4.