These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
742 related articles for article (PubMed ID: 27608439)
1. Highly Flexible Hybrid CMOS Inverter Based on Si Nanomembrane and Molybdenum Disulfide. Das T; Chen X; Jang H; Oh IK; Kim H; Ahn JH Small; 2016 Nov; 12(41):5720-5727. PubMed ID: 27608439 [TBL] [Abstract][Full Text] [Related]
2. Low Power Consumption Complementary Inverters with n-MoS2 and p-WSe2 Dichalcogenide Nanosheets on Glass for Logic and Light-Emitting Diode Circuits. Jeon PJ; Kim JS; Lim JY; Cho Y; Pezeshki A; Lee HS; Yu S; Min SW; Im S ACS Appl Mater Interfaces; 2015 Oct; 7(40):22333-40. PubMed ID: 26399664 [TBL] [Abstract][Full Text] [Related]
4. High-Performance WSe2 Complementary Metal Oxide Semiconductor Technology and Integrated Circuits. Yu L; Zubair A; Santos EJ; Zhang X; Lin Y; Zhang Y; Palacios T Nano Lett; 2015 Aug; 15(8):4928-34. PubMed ID: 26192468 [TBL] [Abstract][Full Text] [Related]
5. MoS He X; Chow W; Liu F; Tay B; Liu Z Small; 2017 Jan; 13(2):. PubMed ID: 27762499 [TBL] [Abstract][Full Text] [Related]
6. Top-down fabrication of fully CMOS-compatible silicon nanowire arrays and their integration into CMOS Inverters on plastic. Lee M; Jeon Y; Moon T; Kim S ACS Nano; 2011 Apr; 5(4):2629-36. PubMed ID: 21355599 [TBL] [Abstract][Full Text] [Related]
7. Three-Dimensional Flexible Complementary Metal-Oxide-Semiconductor Logic Circuits Based On Two-Layer Stacks of Single-Walled Carbon Nanotube Networks. Zhao Y; Li Q; Xiao X; Li G; Jin Y; Jiang K; Wang J; Fan S ACS Nano; 2016 Feb; 10(2):2193-202. PubMed ID: 26768020 [TBL] [Abstract][Full Text] [Related]
8. Low-power-consumption CMOS inverter array based on CVD-grown Du W; Jia X; Cheng Z; Xu W; Li Y; Dai L iScience; 2021 Dec; 24(12):103491. PubMed ID: 34917894 [TBL] [Abstract][Full Text] [Related]
9. High performance Si nanowire field-effect-transistors based on a CMOS inverter with tunable threshold voltage. Van NH; Lee JH; Sohn JI; Cha SN; Whang D; Kim JM; Kang DJ Nanoscale; 2014 May; 6(10):5479-83. PubMed ID: 24727896 [TBL] [Abstract][Full Text] [Related]
10. Ultralow power complementary inverter circuits using axially doped p- and n-channel Si nanowire field effect transistors. Van NH; Lee JH; Whang D; Kang DJ Nanoscale; 2016 Jun; 8(23):12022-8. PubMed ID: 27240692 [TBL] [Abstract][Full Text] [Related]
11. A high-performance complementary inverter based on transition metal dichalcogenide field-effect transistors. Cho AJ; Park KC; Kwon JY Nanoscale Res Lett; 2015; 10():115. PubMed ID: 25852410 [TBL] [Abstract][Full Text] [Related]
12. Flexible CMOS-Like Circuits Based on Printed P-Type and N-Type Carbon Nanotube Thin-Film Transistors. Zhang X; Zhao J; Dou J; Tange M; Xu W; Mo L; Xie J; Xu W; Ma C; Okazaki T; Cui Z Small; 2016 Sep; 12(36):5066-5073. PubMed ID: 27152874 [TBL] [Abstract][Full Text] [Related]
13. Selective Conversion from p-Type to n-Type of Printed Bottom-Gate Carbon Nanotube Thin-Film Transistors and Application in Complementary Metal-Oxide-Semiconductor Inverters. Xu Q; Zhao J; Pecunia V; Xu W; Zhou C; Dou J; Gu W; Lin J; Mo L; Zhao Y; Cui Z ACS Appl Mater Interfaces; 2017 Apr; 9(14):12750-12758. PubMed ID: 28337913 [TBL] [Abstract][Full Text] [Related]
14. Controllable P- and N-Type Conversion of MoTe Park YJ; Katiyar AK; Hoang AT; Ahn JH Small; 2019 Jul; 15(28):e1901772. PubMed ID: 31099978 [TBL] [Abstract][Full Text] [Related]
15. Highly Flexible and High-Performance Complementary Inverters of Large-Area Transition Metal Dichalcogenide Monolayers. Pu J; Funahashi K; Chen CH; Li MY; Li LJ; Takenobu T Adv Mater; 2016 Jun; 28(21):4111-9. PubMed ID: 27007295 [TBL] [Abstract][Full Text] [Related]
16. High-performance hybrid complementary logic inverter through monolithic integration of a MEMS switch and an oxide TFT. Song YH; Ahn SJ; Kim MW; Lee JO; Hwang CS; Pi JE; Ko SD; Choi KW; Park SH; Yoon JB Small; 2015 Mar; 11(12):1390-5. PubMed ID: 25418881 [TBL] [Abstract][Full Text] [Related]
17. Homogeneous 2D MoTe Chen J; Zhu J; Wang Q; Wan J; Liu R Small; 2020 Jul; 16(30):e2001428. PubMed ID: 32578379 [TBL] [Abstract][Full Text] [Related]
18. High-Performance CMOS Inverter Array with Monolithic 3D Architecture Based on CVD-Grown n-MoS Jia X; Cheng Z; Han B; Cheng X; Wang Q; Ran Y; Xu W; Li Y; Gao P; Dai L Small; 2023 May; 19(19):e2207927. PubMed ID: 36748299 [TBL] [Abstract][Full Text] [Related]
19. Pass-Transistor Logic Circuits Based on Wafer-Scale 2D Semiconductors. Wang X; Chen X; Ma J; Gou S; Guo X; Tong L; Zhu J; Xia Y; Wang D; Sheng C; Chen H; Sun Z; Ma S; Riaud A; Xu Z; Cong C; Qiu Z; Zhou P; Xie Y; Bian L; Bao W Adv Mater; 2022 Dec; 34(48):e2202472. PubMed ID: 35728050 [TBL] [Abstract][Full Text] [Related]
20. Wafer-Scale Integration of Highly Uniform and Scalable MoS Kim Y; Kim AR; Zhao G; Choi SY; Kang SC; Lim SK; Lee KE; Park J; Lee BH; Hahm MG; Kim DH; Yun J; Lee KH; Cho B ACS Appl Mater Interfaces; 2017 Oct; 9(42):37146-37153. PubMed ID: 28976735 [TBL] [Abstract][Full Text] [Related] [Next] [New Search]