These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

195 related articles for article (PubMed ID: 27699066)

  • 1. Efficient BinDCT hardware architecture exploration and implementation on FPGA.
    Ben Abdelali A; Chatti I; Hannachi M; Mtibaa A
    J Adv Res; 2016 Nov; 7(6):909-922. PubMed ID: 27699066
    [TBL] [Abstract][Full Text] [Related]  

  • 2. Steerable-Discrete-Cosine-Transform (SDCT): Hardware Implementation and Performance Analysis.
    Peloso R; Capra M; Sole L; Ruo Roch M; Masera G; Martina M
    Sensors (Basel); 2020 Mar; 20(5):. PubMed ID: 32143459
    [TBL] [Abstract][Full Text] [Related]  

  • 3. Low-power hardware implementation of movement decoding for brain computer interface with reduced-resolution discrete cosine transform.
    Minho Won ; Albalawi H; Xin Li ; Thomas DE
    Annu Int Conf IEEE Eng Med Biol Soc; 2014; 2014():1626-9. PubMed ID: 25570284
    [TBL] [Abstract][Full Text] [Related]  

  • 4. The role of the asymptotic dynamics in the design of FPGA-based hardware implementations of gIF-type neural networks.
    Rostro-Gonzalez H; Cessac B; Girau B; Torres-Huitzil C
    J Physiol Paris; 2011; 105(1-3):91-7. PubMed ID: 21964248
    [TBL] [Abstract][Full Text] [Related]  

  • 5. Binary Neural Networks in FPGAs: Architectures, Tool Flows and Hardware Comparisons.
    Su Y; Seng KP; Ang LM; Smith J
    Sensors (Basel); 2023 Nov; 23(22):. PubMed ID: 38005640
    [TBL] [Abstract][Full Text] [Related]  

  • 6. Resource efficient hardware architecture for fast computation of running max/min filters.
    Torres-Huitzil C
    ScientificWorldJournal; 2013; 2013():108103. PubMed ID: 24288456
    [TBL] [Abstract][Full Text] [Related]  

  • 7. Fast and Scalable Computation of the Forward and Inverse Discrete Periodic Radon Transform.
    Carranza C; Llamocca D; Pattichis M
    IEEE Trans Image Process; 2016 Jan; 25(1):119-33. PubMed ID: 26595917
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Design and Implementation of a Real-Time Multi-Beam Sonar System Based on FPGA and DSP.
    Tian H; Guo S; Zhao P; Gong M; Shen C
    Sensors (Basel); 2021 Feb; 21(4):. PubMed ID: 33670662
    [TBL] [Abstract][Full Text] [Related]  

  • 9. A high-performance two-dimensional transform architecture of variable block sizes for the VVC standard.
    Ben Jdidia S; Belghith F; Masmoudi N
    J Real Time Image Process; 2022; 19(6):1081-1090. PubMed ID: 36065274
    [TBL] [Abstract][Full Text] [Related]  

  • 10. Hardware-efficient low-power image processing system for wireless capsule endoscopy.
    Turcza P; Duplaga M
    IEEE J Biomed Health Inform; 2013 Nov; 17(6):1046-56. PubMed ID: 24240723
    [TBL] [Abstract][Full Text] [Related]  

  • 11. Embedded Hardware-Efficient Real-Time Classification With Cascade Support Vector Machines.
    Kyrkou C; Bouganis CS; Theocharides T; Polycarpou MM
    IEEE Trans Neural Netw Learn Syst; 2016 Jan; 27(1):99-112. PubMed ID: 26011869
    [TBL] [Abstract][Full Text] [Related]  

  • 12. Custom Hardware Architectures for Deep Learning on Portable Devices: A Review.
    Zaman KS; Reaz MBI; Md Ali SH; Bakar AAA; Chowdhury MEH
    IEEE Trans Neural Netw Learn Syst; 2022 Nov; 33(11):6068-6088. PubMed ID: 34086580
    [TBL] [Abstract][Full Text] [Related]  

  • 13. A Versatile Approach for Adaptive Grid Mapping and Grid Flex-Graph Exploration with a Field-Programmable Gate Array-Based Robot Using Hardware Schemes.
    Basha M; Siva Kumar M; Chinnaiah MC; Lam SK; Srikanthan T; Divya Vani G; Janardhan N; Hari Krishna D; Dubey S
    Sensors (Basel); 2024 Apr; 24(9):. PubMed ID: 38732882
    [TBL] [Abstract][Full Text] [Related]  

  • 14. Fully Parallel Stochastic Computing Hardware Implementation of Convolutional Neural Networks for Edge Computing Applications.
    Frasser CF; Linares-Serrano P; de Rios IDL; Moran A; Skibinsky-Gitlin ES; Font-Rossello J; Canals V; Roca M; Serrano-Gotarredona T; Rossello JL
    IEEE Trans Neural Netw Learn Syst; 2023 Dec; 34(12):10408-10418. PubMed ID: 35452392
    [TBL] [Abstract][Full Text] [Related]  

  • 15. A fully-mapped and energy-efficient FPGA accelerator for dual-function AI-based analysis of ECG.
    Liu W; Guo Q; Chen S; Chang S; Wang H; He J; Huang Q
    Front Physiol; 2023; 14():1079503. PubMed ID: 36814476
    [TBL] [Abstract][Full Text] [Related]  

  • 16. FPGA-PLC-based multi-channel position measurement system.
    Patel DM; Shah AK
    ISA Trans; 2021 Sep; 115():234-249. PubMed ID: 33455734
    [TBL] [Abstract][Full Text] [Related]  

  • 17. FPGA Implementation of Optimal 3D-Integer DCT Structure for Video Compression.
    Jacob JA; Kumar NS
    ScientificWorldJournal; 2015; 2015():204378. PubMed ID: 26601120
    [TBL] [Abstract][Full Text] [Related]  

  • 18. Synchronization of Hindmarsh Rose Neurons.
    S A M; A H M
    Neural Netw; 2020 Mar; 123():372-380. PubMed ID: 31901566
    [TBL] [Abstract][Full Text] [Related]  

  • 19. FPGA Modeling and Optimization of a SIMON Lightweight Block Cipher.
    Abed S; Jaffal R; Mohd BJ; Alshayeji M
    Sensors (Basel); 2019 Feb; 19(4):. PubMed ID: 30795605
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Digital Image Decoder for Efficient Hardware Implementation.
    Savić G; Prokin M; Rajović V; Prokin D
    Sensors (Basel); 2022 Dec; 22(23):. PubMed ID: 36502095
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 10.