These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

195 related articles for article (PubMed ID: 27699066)

  • 21. Efficient Deconvolution Architecture for Heterogeneous Systems-on-Chip.
    Perri S; Sestito C; Spagnolo F; Corsonello P
    J Imaging; 2020 Aug; 6(9):. PubMed ID: 34460742
    [TBL] [Abstract][Full Text] [Related]  

  • 22. Soft-core processor integration based on different instruction set architectures and field programmable gate array custom datapath implementation.
    Zagan I; Găitan VG
    PeerJ Comput Sci; 2023; 9():e1300. PubMed ID: 37346607
    [TBL] [Abstract][Full Text] [Related]  

  • 23. Efficient architecture for spike sorting in reconfigurable hardware.
    Hwang WJ; Lee WH; Lin SJ; Lai SY
    Sensors (Basel); 2013 Nov; 13(11):14860-87. PubMed ID: 24189331
    [TBL] [Abstract][Full Text] [Related]  

  • 24. FPGA-based neural network accelerators for millimeter-wave radio-over-fiber systems.
    Lee J; He J; Wang K
    Opt Express; 2020 Apr; 28(9):13384-13400. PubMed ID: 32403814
    [TBL] [Abstract][Full Text] [Related]  

  • 25. FPGA Implementation of an Efficient FFT Processor for FMCW Radar Signal Processing.
    Heo J; Jung Y; Lee S; Jung Y
    Sensors (Basel); 2021 Sep; 21(19):. PubMed ID: 34640766
    [TBL] [Abstract][Full Text] [Related]  

  • 26. Hardware Implementation of a Fixed-Point Decoder for Low-Density Lattice Codes.
    Srivastava R; Gaudet VC; Mitran P
    J Signal Process Syst; 2022; 94(1):101-116. PubMed ID: 35222787
    [TBL] [Abstract][Full Text] [Related]  

  • 27. Edge computing in space: Field programmable gate array-based solutions for spectral and probabilistic analysis of time series.
    Opincariu L; Deak N; Creţ O; Echim M; Munteanu C; Văcariu L
    Rev Sci Instrum; 2019 Nov; 90(11):114501. PubMed ID: 31779398
    [TBL] [Abstract][Full Text] [Related]  

  • 28. High-Level Synthesis of Online K-Means Clustering Hardware for a Real-Time Image Processing Pipeline.
    Badawi A; Bilal M
    J Imaging; 2019 Mar; 5(3):. PubMed ID: 34460466
    [TBL] [Abstract][Full Text] [Related]  

  • 29. FPGA Implementation of Complex-Valued Neural Network for Polar-Represented Image Classification.
    Ahmad M; Zhang L; Chowdhury MEH
    Sensors (Basel); 2024 Jan; 24(3):. PubMed ID: 38339614
    [TBL] [Abstract][Full Text] [Related]  

  • 30. Parallel 2D FFT implementation on FPGA suitable for real-time MR image processing.
    Li L; Wyrwicz AM
    Rev Sci Instrum; 2018 Sep; 89(9):093706. PubMed ID: 30278692
    [TBL] [Abstract][Full Text] [Related]  

  • 31. Dyadic wavelet for image coding implementation on a Xilinx MicroBlaze processor: application to neutron radiography.
    Saadi S; Touiza M; Kharfi F; Guessoum A
    Appl Radiat Isot; 2013 Dec; 82():200-10. PubMed ID: 24041807
    [TBL] [Abstract][Full Text] [Related]  

  • 32. Efficient Hardware Design and Implementation of the Voting Scheme-Based Convolution.
    Pereira P; Silva J; Silva A; Fernandes D; Machado R
    Sensors (Basel); 2022 Apr; 22(8):. PubMed ID: 35458928
    [TBL] [Abstract][Full Text] [Related]  

  • 33. Code generator for implementing dual tree complex wavelet transform on reconfigurable architectures for mobile applications.
    Canbay F; Levent VE; Serbes G; Ugurdag HF; Goren S; Aydin N
    Healthc Technol Lett; 2016 Sep; 3(3):184-188. PubMed ID: 27733925
    [TBL] [Abstract][Full Text] [Related]  

  • 34. Modular particle filtering FPGA hardware architecture for brain machine interfaces.
    Mountney J; Obeid I; Silage D
    Annu Int Conf IEEE Eng Med Biol Soc; 2011; 2011():4617-20. PubMed ID: 22255366
    [TBL] [Abstract][Full Text] [Related]  

  • 35. Edge computing for space applications: Field programmable gate array-based implementation of multiscale probability distribution functions.
    Deak N; Creţ O; Echim M; Teodorescu E; Negrea C; Văcariu L; Munteanu C; Hângan A
    Rev Sci Instrum; 2018 Dec; 89(12):125005. PubMed ID: 30599577
    [TBL] [Abstract][Full Text] [Related]  

  • 36. Efficient implementation of LMS adaptive filter-based FECG extraction on an FPGA.
    Vasudeva B; Deora P; Pradhan PM; Dasgupta S
    Healthc Technol Lett; 2020 Oct; 7(5):125-131. PubMed ID: 33282322
    [TBL] [Abstract][Full Text] [Related]  

  • 37. An Optimization on the Neuronal Networks Based on the ADEX Biological Model in Terms of LUT-State Behaviors: Digital Design and Realization on FPGA Platforms.
    Wang Y; Taylan O; Alkabaa AS; Ahmad I; Tag-Eldin E; Nazemi E; Balubaid M; Alqabbaa HS
    Biology (Basel); 2022 Jul; 11(8):. PubMed ID: 36009754
    [TBL] [Abstract][Full Text] [Related]  

  • 38. An Efficient Hardware Architecture for Template Matching-Based Spike Sorting.
    Valencia D; Alimohammad A
    IEEE Trans Biomed Circuits Syst; 2019 Jun; 13(3):481-492. PubMed ID: 30932848
    [TBL] [Abstract][Full Text] [Related]  

  • 39. Design of Fully Spectral CNNs for Efficient FPGA-Based Acceleration.
    Liu S; Fan H; Luk W
    IEEE Trans Neural Netw Learn Syst; 2024 Jun; 35(6):8111-8123. PubMed ID: 36459611
    [TBL] [Abstract][Full Text] [Related]  

  • 40. Particle MCMC algorithms and architectures for accelerating inference in state-space models.
    Mingas G; Bottolo L; Bouganis CS
    Int J Approx Reason; 2017 Apr; 83():413-433. PubMed ID: 28373744
    [TBL] [Abstract][Full Text] [Related]  

    [Previous]   [Next]    [New Search]
    of 10.