These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

200 related articles for article (PubMed ID: 28287986)

  • 1. DeepX: Deep Learning Accelerator for Restricted Boltzmann Machine Artificial Neural Networks.
    Kim LW
    IEEE Trans Neural Netw Learn Syst; 2018 May; 29(5):1441-1453. PubMed ID: 28287986
    [TBL] [Abstract][Full Text] [Related]  

  • 2. High-performance reconfigurable hardware architecture for restricted Boltzmann machines.
    Ly DL; Chow P
    IEEE Trans Neural Netw; 2010 Nov; 21(11):1780-92. PubMed ID: 20858578
    [TBL] [Abstract][Full Text] [Related]  

  • 3. Performance analysis of multiple input single layer neural network hardware chip.
    Goel A; Goel AK; Kumar A
    Multimed Tools Appl; 2023 Feb; ():1-22. PubMed ID: 36846531
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Runtime Programmable and Memory Bandwidth Optimized FPGA-Based Coprocessor for Deep Convolutional Neural Network.
    Shah N; Chaudhari P; Varghese K
    IEEE Trans Neural Netw Learn Syst; 2018 Dec; 29(12):5922-5934. PubMed ID: 29993989
    [TBL] [Abstract][Full Text] [Related]  

  • 5. Efficient Deconvolution Architecture for Heterogeneous Systems-on-Chip.
    Perri S; Sestito C; Spagnolo F; Corsonello P
    J Imaging; 2020 Aug; 6(9):. PubMed ID: 34460742
    [TBL] [Abstract][Full Text] [Related]  

  • 6. GeCo: Classification Restricted Boltzmann Machine Hardware for On-Chip Semisupervised Learning and Bayesian Inference.
    Yi W; Park J; Kim JJ
    IEEE Trans Neural Netw Learn Syst; 2020 Jan; 31(1):53-65. PubMed ID: 30892240
    [TBL] [Abstract][Full Text] [Related]  

  • 7. A FPGA-Based, Granularity-Variable Neuromorphic Processor and Its Application in a MIMO Real-Time Control System.
    Zhang Z; Ma C; Zhu R
    Sensors (Basel); 2017 Aug; 17(9):. PubMed ID: 28832522
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Embedded Streaming Deep Neural Networks Accelerator With Applications.
    Dundar A; Jin J; Martini B; Culurciello E
    IEEE Trans Neural Netw Learn Syst; 2017 Jul; 28(7):1572-1583. PubMed ID: 27071200
    [TBL] [Abstract][Full Text] [Related]  

  • 9. Designing Deep Learning Hardware Accelerator and Efficiency Evaluation.
    Qi Z; Chen W; Naqvi RA; Siddique K
    Comput Intell Neurosci; 2022; 2022():1291103. PubMed ID: 35875766
    [TBL] [Abstract][Full Text] [Related]  

  • 10. Resources and Power Efficient FPGA Accelerators for Real-Time Image Classification.
    Kyriakos A; Papatheofanous EA; Bezaitis C; Reisis D
    J Imaging; 2022 Apr; 8(4):. PubMed ID: 35448240
    [TBL] [Abstract][Full Text] [Related]  

  • 11. Machine learning algorithms for FPGA Implementation in biomedical engineering applications: A review.
    Altman MB; Wan W; Hosseini AS; Arabi Nowdeh S; Alizadeh M
    Heliyon; 2024 Feb; 10(4):e26652. PubMed ID: 38434008
    [TBL] [Abstract][Full Text] [Related]  

  • 12. Hardware-Efficient On-line Learning through Pipelined Truncated-Error Backpropagation in Binary-State Networks.
    Mostafa H; Pedroni B; Sheik S; Cauwenberghs G
    Front Neurosci; 2017; 11():496. PubMed ID: 28932180
    [TBL] [Abstract][Full Text] [Related]  

  • 13. A Heterogeneous Hardware Accelerator for Image Classification in Embedded Systems.
    Pérez I; Figueroa M
    Sensors (Basel); 2021 Apr; 21(8):. PubMed ID: 33918668
    [TBL] [Abstract][Full Text] [Related]  

  • 14. An OpenCL-Based FPGA Accelerator for Faster R-CNN.
    An J; Zhang D; Xu K; Wang D
    Entropy (Basel); 2022 Sep; 24(10):. PubMed ID: 37420365
    [TBL] [Abstract][Full Text] [Related]  

  • 15. Optimization of Deep Neural Networks Using SoCs with OpenCL.
    Gadea-Gironés R; Colom-Palero R; Herrero-Bosch V
    Sensors (Basel); 2018 Apr; 18(5):. PubMed ID: 29710875
    [TBL] [Abstract][Full Text] [Related]  

  • 16. Design of Network-on-Chip-Based Restricted Coulomb Energy Neural Network Accelerator on FPGA Device.
    Kang S; Lee S; Jung Y
    Sensors (Basel); 2024 Mar; 24(6):. PubMed ID: 38544154
    [TBL] [Abstract][Full Text] [Related]  

  • 17. Optimizing the Deep Neural Networks by Layer-Wise Refined Pruning and the Acceleration on FPGA.
    Li H; Yue X; Wang Z; Chai Z; Wang W; Tomiyama H; Meng L
    Comput Intell Neurosci; 2022; 2022():8039281. PubMed ID: 35694575
    [TBL] [Abstract][Full Text] [Related]  

  • 18. LCD: A Fast Contrastive Divergence Based Algorithm for Restricted Boltzmann Machine.
    Ning L; Pittman R; Shen X
    Neural Netw; 2018 Dec; 108():399-410. PubMed ID: 30273844
    [TBL] [Abstract][Full Text] [Related]  

  • 19. FPGA Correlator for Applications in Embedded Smart Devices.
    Moore CH; Lin W
    Biosensors (Basel); 2022 Apr; 12(4):. PubMed ID: 35448296
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Parallel fixed point implementation of a radial basis function network in an FPGA.
    de Souza AC; Fernandes MA
    Sensors (Basel); 2014 Sep; 14(10):18223-43. PubMed ID: 25268918
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 10.