These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
168 related articles for article (PubMed ID: 28488592)
1. Reduction of interface traps between poly-Si and SiO Lee DU; Pak S; Lee D; Kim Y; Yang H; Hong S; Lee S; Kim EK Nanotechnology; 2017 Jun; 28(22):225702. PubMed ID: 28488592 [TBL] [Abstract][Full Text] [Related]
2. Effects of Low Temperature Anneal on the Interface Properties of Thermal Silicon Oxide for Silicon Surface Passivation. Balaji N; Park C; Chung S; Ju M; Raja J; Yi J J Nanosci Nanotechnol; 2016 May; 16(5):4783-7. PubMed ID: 27483822 [TBL] [Abstract][Full Text] [Related]
3. Interface properties of atomic layer deposited TiO2/Al2O3 films on In(0.53)Ga(0.47)As/InP substrates. Mukherjee C; Das T; Mahata C; Maiti CK; Chia CK; Chiam SY; Chi DZ; Dalapati GK ACS Appl Mater Interfaces; 2014 Mar; 6(5):3263-74. PubMed ID: 24472090 [TBL] [Abstract][Full Text] [Related]
4. Visible Light-Erasable Oxide FET-Based Nonvolatile Memory Operated with a Deep Trap Interface. Kim T; Lim JW; Lee SH; Na J; Jeong J; Jung KH; Kim G; Yun SJ ACS Appl Mater Interfaces; 2018 Aug; 10(31):26405-26412. PubMed ID: 29998730 [TBL] [Abstract][Full Text] [Related]
5. One-Step Passivation of Both Sulfur Vacancies and SiO Ahn B; Kim Y; Kim M; Yu HM; Ahn J; Sim E; Ji H; Gul HZ; Kim KS; Ihm K; Lee H; Kim EK; Lim SC Nano Lett; 2023 Sep; 23(17):7927-7933. PubMed ID: 37647420 [TBL] [Abstract][Full Text] [Related]
6. Density and Capture Cross-Section of Interface Traps in GeSnO2 and GeO2 Grown on Heteroepitaxial GeSn. Gupta S; Simoen E; Loo R; Madia O; Lin D; Merckling C; Shimura Y; Conard T; Lauwaert J; Vrielinck H; Heyns M ACS Appl Mater Interfaces; 2016 Jun; 8(21):13181-6. PubMed ID: 27172051 [TBL] [Abstract][Full Text] [Related]
7. Abnormal Threshold Voltage Shifts in P-Channel Low-Temperature Polycrystalline Silicon Thin Film Transistors Under Negative Bias Temperature Stress. Kim SS; Choi PH; Baek DH; Lee JH; Choi BD J Nanosci Nanotechnol; 2015 Oct; 15(10):7555-8. PubMed ID: 26726370 [TBL] [Abstract][Full Text] [Related]
8. In Hwang ES; Kim JS; Jeon SM; Lee SJ; Jang Y; Cho DY; Hwang CS Nanotechnology; 2018 Apr; 29(15):155203. PubMed ID: 29420311 [TBL] [Abstract][Full Text] [Related]
9. High Pressure Deuterium Passivation of Charge Trapping Layer for Nonvolatile Memory Applications. Sung JY; Jeong JK; Ko WS; Byun JH; Lee HD; Lee GW Micromachines (Basel); 2021 Oct; 12(11):. PubMed ID: 34832728 [TBL] [Abstract][Full Text] [Related]
10. Scalability of Schottky barrier metal-oxide-semiconductor transistors. Jang M Nano Converg; 2016; 3(1):11. PubMed ID: 28191421 [TBL] [Abstract][Full Text] [Related]
11. Effects of the Grain Boundary and Interface Traps on the Electrical Characteristics of 3D NAND Flash Memory Devices. Lee JG; Kim TW J Nanosci Nanotechnol; 2018 Mar; 18(3):1944-1947. PubMed ID: 29448689 [TBL] [Abstract][Full Text] [Related]
12. Influence of Ultra-Thin Ge₃N₄ Passivation Layer on Structural, Interfacial, and Electrical Properties of HfO₂/Ge Metal-Oxide-Semiconductor Devices. Mallem K; Jagadeesh Chandra SV; Ju M; Dutta S; Ramana CHVV; Hussain SQ; Park J; Kim Y; Cho YH; Cho EC; Yi J J Nanosci Nanotechnol; 2020 Feb; 20(2):1039-1045. PubMed ID: 31383103 [TBL] [Abstract][Full Text] [Related]
13. Retention characteristics of Schottky barrier tunneling transistor-nano floating gate memory with various side walls. Won S; Son D; Kim E; Kim J; Lee K; Park K J Nanosci Nanotechnol; 2011 Jan; 11(1):314-7. PubMed ID: 21446446 [TBL] [Abstract][Full Text] [Related]
14. Graphene-quantum-dot nonvolatile charge-trap flash memories. Sin Joo S; Kim J; Kang SS; Kim S; Choi SH; Hwang SW Nanotechnology; 2014 Jun; 25(25):255203. PubMed ID: 24896068 [TBL] [Abstract][Full Text] [Related]
16. Interface Trap Effect on the n-Channel GaN Schottky Barrier-Metal-Oxide Semiconductor Field-Effect Transistor for Ultraviolet Optoelectronic Integration. Park BJ; Kim HS; Hahm SH Nanomaterials (Basel); 2023 Dec; 14(1):. PubMed ID: 38202514 [TBL] [Abstract][Full Text] [Related]
17. Dependence of Grain Size on the Performance of a Polysilicon Channel TFT for 3D NAND Flash Memory. Kim SY; Park JK; Hwang WS; Lee SJ; Lee KH; Pyi SH; Cho BJ J Nanosci Nanotechnol; 2016 May; 16(5):5044-8. PubMed ID: 27483868 [TBL] [Abstract][Full Text] [Related]
18. Selective Passivation of GeO2/Ge Interface Defects in Atomic Layer Deposited High-k MOS Structures. Zhang L; Li H; Guo Y; Tang K; Woicik J; Robertson J; McIntyre PC ACS Appl Mater Interfaces; 2015 Sep; 7(37):20499-506. PubMed ID: 26334784 [TBL] [Abstract][Full Text] [Related]
19. Defect visualization of Cu(InGa)(SeS)2 thin films using DLTS measurement. Heo S; Chung J; Lee HI; Lee J; Park JB; Cho E; Kim K; Kim SH; Park GS; Lee D; Lee J; Nam J; Yang J; Lee D; Cho HY; Kang HJ; Choi PH; Choi BD Sci Rep; 2016 Aug; 6():30554. PubMed ID: 27476672 [TBL] [Abstract][Full Text] [Related]