These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

121 related articles for article (PubMed ID: 28667964)

  • 1. A high-resolution programmable Vernier delay generator based on carry chains in FPGA.
    Cui K; Li X; Zhu R
    Rev Sci Instrum; 2017 Jun; 88(6):064703. PubMed ID: 28667964
    [TBL] [Abstract][Full Text] [Related]  

  • 2. A high-linearity time-to-digital converter based on dynamically delay-adjustable looped carry chains on FPGAs.
    Cui K; Li X; Zhu R
    Rev Sci Instrum; 2018 Aug; 89(8):084704. PubMed ID: 30184691
    [TBL] [Abstract][Full Text] [Related]  

  • 3. A new realization of time-to-digital converters based on FPGA internal routing resources.
    Wang H; Zhang M; Yao Q
    IEEE Trans Ultrason Ferroelectr Freq Control; 2013 Sep; 60(9):1787-95. PubMed ID: 24658711
    [TBL] [Abstract][Full Text] [Related]  

  • 4. A simple Field Programmable Gate Array (FPGA) based high precision low-jitter delay generator.
    Chen Z; Wang X; Zhou Z; Moro R; Ma L
    Rev Sci Instrum; 2021 Feb; 92(2):024701. PubMed ID: 33648091
    [TBL] [Abstract][Full Text] [Related]  

  • 5. A 13-Bit, 12-ps Resolution Vernier Time-to-Digital Converter Based on Dual Delay-Rings for SPAD Image Sensor.
    Huang Z; Huang J; Tian L; Wang N; Zhu Y; Wang H; Feng S
    Sensors (Basel); 2021 Jan; 21(3):. PubMed ID: 33499338
    [TBL] [Abstract][Full Text] [Related]  

  • 6. An 18-ps TDC using timing adjustment and bin realignment methods in a Cyclone-IV FPGA.
    Cao G; Xia H; Dong N
    Rev Sci Instrum; 2018 May; 89(5):054707. PubMed ID: 29864821
    [TBL] [Abstract][Full Text] [Related]  

  • 7. A 7.4 ps FPGA-Based TDC with a 1024-Unit Measurement Matrix.
    Zhang M; Wang H; Liu Y
    Sensors (Basel); 2017 Apr; 17(4):. PubMed ID: 28420121
    [TBL] [Abstract][Full Text] [Related]  

  • 8. An 8.8 ps RMS Resolution Time-To-Digital Converter Implemented in a 60 nm FPGA with Real-Time Temperature Correction.
    Song Z; Zhao Z; Yu H; Yang J; Zhang X; Sui T; Xu J; Xie S; Huang Q; Peng Q
    Sensors (Basel); 2020 Apr; 20(8):. PubMed ID: 32290511
    [TBL] [Abstract][Full Text] [Related]  

  • 9. A Low-Resources TDC for Multi-Channel Direct ToF Readout Based on a 28-nm FPGA.
    Parsakordasiabi M; Vornicu I; Rodríguez-Vázquez Á; Carmona-Galán R
    Sensors (Basel); 2021 Jan; 21(1):. PubMed ID: 33466355
    [TBL] [Abstract][Full Text] [Related]  

  • 10. A high resolution time-to-digital-convertor based on a carry-chain and DSP48E1 adders in a 28-nm field-programmable-gate-array.
    Qin X; Zhu MD; Zhang WZ; Lin YH; Rui Y; Rong X; Du J
    Rev Sci Instrum; 2020 Feb; 91(2):024708. PubMed ID: 32113441
    [TBL] [Abstract][Full Text] [Related]  

  • 11. A field-programmable-gate-array based high time resolution arbitrary timing generator with a time folding method utilizing multiple carry-chains.
    Wang L; Tong Y; Qin X; Zhang WZ; Rong X; Du J
    Rev Sci Instrum; 2021 Jan; 92(1):014701. PubMed ID: 33514213
    [TBL] [Abstract][Full Text] [Related]  

  • 12. A 2.3-ps RMS Resolution Time-to-Digital Converter Implemented in a Low-Cost Cyclone V FPGA.
    Sui T; Zhao Z; Xie S; Xie Y; Zhao Y; Huang Q; Xu J; Peng Q
    IEEE Trans Instrum Meas; 2019 Oct; 68(10):3647-3660. PubMed ID: 33132409
    [TBL] [Abstract][Full Text] [Related]  

  • 13. A 7.4-Bit ENOB 600 MS/s FPGA-Based Online Calibrated Slope ADC without External Components.
    Zhang M; Zhao Y; Chen Y; Crovetti P; Wang Y; Ning X; Qiao S
    Sensors (Basel); 2022 Aug; 22(15):. PubMed ID: 35957409
    [TBL] [Abstract][Full Text] [Related]  

  • 14. Dual-Phase Tapped-Delay-Line Time-to-Digital Converter With On-the-Fly Calibration Implemented in 40 nm FPGA.
    Won JY; Kwon SI; Yoon HS; Ko GB; Son JW; Lee JS
    IEEE Trans Biomed Circuits Syst; 2016 Feb; 10(1):231-42. PubMed ID: 25775497
    [TBL] [Abstract][Full Text] [Related]  

  • 15. A Low Temperature Coefficient Time-to-Digital Converter with 1.3 ps Resolution Implemented in a 28 nm FPGA.
    Mao X; Yang F; Wei F; Shi J; Cai J; Cai H
    Sensors (Basel); 2022 Mar; 22(6):. PubMed ID: 35336481
    [TBL] [Abstract][Full Text] [Related]  

  • 16. A pico-second resolution arbitrary timing generator based on time folding and time interpolating.
    Qin X; Zhang WZ; Wang L; Tong Y; Yang H; Rui Y; Rong X; Du JF
    Rev Sci Instrum; 2018 Jul; 89(7):074701. PubMed ID: 30068133
    [TBL] [Abstract][Full Text] [Related]  

  • 17. Theory and implementation of a very high throughput true random number generator in field programmable gate array.
    Wang Y; Hui C; Liu C; Xu C
    Rev Sci Instrum; 2016 Apr; 87(4):044704. PubMed ID: 27131692
    [TBL] [Abstract][Full Text] [Related]  

  • 18. An optimized ultrasound digital beamformer with dynamic focusing implemented on FPGA.
    Almekkawy M; Xu J; Chirala M
    Annu Int Conf IEEE Eng Med Biol Soc; 2014; 2014():3296-9. PubMed ID: 25570695
    [TBL] [Abstract][Full Text] [Related]  

  • 19. A 4.8 ps root-mean-square resolution time-to-digital converter implemented in a 20 nm Cyclone-10 GX field-programmable gate array.
    Yu X; Xia H; Li W; Zhang J; Chang S
    Rev Sci Instrum; 2022 Aug; 93(8):085001. PubMed ID: 36050100
    [TBL] [Abstract][Full Text] [Related]  

  • 20. A 7.5 ps single-shot precision integrated time counter with segmented delay line.
    Klepacki K; Szplet R; Pelka R
    Rev Sci Instrum; 2014 Mar; 85(3):034703. PubMed ID: 24689608
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 7.