These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

199 related articles for article (PubMed ID: 29448689)

  • 1. Effects of the Grain Boundary and Interface Traps on the Electrical Characteristics of 3D NAND Flash Memory Devices.
    Lee JG; Kim TW
    J Nanosci Nanotechnol; 2018 Mar; 18(3):1944-1947. PubMed ID: 29448689
    [TBL] [Abstract][Full Text] [Related]  

  • 2. Dependence of Grain Size on the Performance of a Polysilicon Channel TFT for 3D NAND Flash Memory.
    Kim SY; Park JK; Hwang WS; Lee SJ; Lee KH; Pyi SH; Cho BJ
    J Nanosci Nanotechnol; 2016 May; 16(5):5044-8. PubMed ID: 27483868
    [TBL] [Abstract][Full Text] [Related]  

  • 3. Temperature Dependence According to Grain Boundary Potential Barrier Variation in Vertical NAND Flash Cell with Polycrystalline-Silicon Channel.
    Yang HJ; Oh YT; Kim KB; Kweon JY; Lee GH; Choi ES; Park SK; Song YH
    J Nanosci Nanotechnol; 2017 Apr; 17(4):2628-632. PubMed ID: 29664250
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Effects of Grain Size on the Electrical Characteristics of Three-Dimensional NAND Flash Memory Devices.
    Lee JG; Kim TW
    J Nanosci Nanotechnol; 2019 Oct; 19(10):6202-6205. PubMed ID: 31026937
    [TBL] [Abstract][Full Text] [Related]  

  • 5. Effects of Poly-Si Grain Boundary on Retention Characteristics under Cross-Temperature Conditions in 3-D NAND Flash Memory.
    An U; Yoon G; Go D; Park J; Kim D; Kim J; Lee JS
    Micromachines (Basel); 2023 Nov; 14(12):. PubMed ID: 38138368
    [TBL] [Abstract][Full Text] [Related]  

  • 6. Enhancement of the Electrical Characteristics for 3D NAND Flash Memory Devices Due to a Modified Cell Structure in the Gate Region.
    Lee YG; Jung HS; Kim TW
    J Nanosci Nanotechnol; 2019 Oct; 19(10):6148-6151. PubMed ID: 31026926
    [TBL] [Abstract][Full Text] [Related]  

  • 7. Nanoscale two-bit/cell NAND silicon-oxide-nitride-oxide-silicon memory device with different tunneling oxide thicknesses.
    Kim HJ; You JH; Kim SH; Kwack KD; Kim TW
    J Nanosci Nanotechnol; 2011 Jul; 11(7):6109-13. PubMed ID: 22121667
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Activation Enhancement and Grain Size Improvement for Poly-Si Channel Vertical Transistor by Laser Thermal Annealing in 3D NAND Flash.
    Yang T; Xia Z; Fan D; Zhao D; Xie W; Yang Y; Liu L; Zhou W; Huo Z
    Micromachines (Basel); 2023 Jan; 14(1):. PubMed ID: 36677291
    [TBL] [Abstract][Full Text] [Related]  

  • 9. Characteristics of junctionless charge trap flash memory for 3D stacked NAND flash.
    Oh J; Na H; Park S; Sohn H
    J Nanosci Nanotechnol; 2013 Sep; 13(9):6413-5. PubMed ID: 24205672
    [TBL] [Abstract][Full Text] [Related]  

  • 10. Physical and Electrical Analysis of Poly-Si Channel Effect on SONOS Flash Memory.
    Jeong JK; Sung JY; Ko WS; Nam KR; Lee HD; Lee GW
    Micromachines (Basel); 2021 Nov; 12(11):. PubMed ID: 34832812
    [TBL] [Abstract][Full Text] [Related]  

  • 11. Degradation mechanisms of the program characteristics of 10 nm NAND flash memories due to cell-to-cell interference.
    Ryu JT; Kim TW
    J Nanosci Nanotechnol; 2013 Sep; 13(9):6420-3. PubMed ID: 24205674
    [TBL] [Abstract][Full Text] [Related]  

  • 12. Electrical characteristics of nanoscale NAND silicon-oxide-nitride-oxide-silicon flash memory devices fabricated on SOI substrates.
    Ryu JT; You JH; Yoo KH; Kim TW
    J Nanosci Nanotechnol; 2011 Aug; 11(8):7512-5. PubMed ID: 22103232
    [TBL] [Abstract][Full Text] [Related]  

  • 13. An Analysis of Hole Trapping at Grain Boundary or Poly-Si Floating-Body MOSFET.
    Jang T; Baek MH; Kim H; Park BG
    J Nanosci Nanotechnol; 2018 Sep; 18(9):6584-6587. PubMed ID: 29677838
    [TBL] [Abstract][Full Text] [Related]  

  • 14. Investigation of Program Efficiency Overshoot in 3D Vertical Channel NAND Flash with Randomly Distributed Traps.
    Park C; Yoon JS; Nam K; Jang H; Park M; Baek RH
    Nanomaterials (Basel); 2023 Apr; 13(9):. PubMed ID: 37176997
    [TBL] [Abstract][Full Text] [Related]  

  • 15. Interface engineering of 9X stacked 3D NAND flash memory using hydrogen post-treatment annealing.
    Choi S; Kim S; Bang S; Kim J; Park DG; Jin S; Kim MJ; Kwon E; Lee JW
    Nanotechnology; 2022 Oct; 34(2):. PubMed ID: 36198255
    [TBL] [Abstract][Full Text] [Related]  

  • 16. Reduce cell to cell charge interference by virtual ground inclusion in 3-dimensional vertical gate NAND flash memory.
    Choi S; Lee J; Oh S; Lee SB
    J Nanosci Nanotechnol; 2011 Jul; 11(7):5865-9. PubMed ID: 22121622
    [TBL] [Abstract][Full Text] [Related]  

  • 17. Channel Modeling and Quantization Design for 3D NAND Flash Memory.
    Wang C; Mei Z; Li J; Shu F; He X; Kong L
    Entropy (Basel); 2023 Jun; 25(7):. PubMed ID: 37509912
    [TBL] [Abstract][Full Text] [Related]  

  • 18. Analysis of Logic Inverter Based on Polycrystalline Silicon with Single Grain Boundary.
    Mun HJ; Cho MS; Jung JH; Jang WD; Lee SH; Jang J; Bae JH; Kang IM
    J Nanosci Nanotechnol; 2020 Nov; 20(11):6616-6621. PubMed ID: 32604484
    [TBL] [Abstract][Full Text] [Related]  

  • 19. Effect of Noncircular Channel on Distribution of Threshold Voltage in 3D NAND Flash Memory.
    Go D; Yoon G; Park J; Kim D; Kim J; Kim J; Lee JS
    Micromachines (Basel); 2023 Oct; 14(11):. PubMed ID: 38004865
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Impact of Stacking-Up and Scaling-Down Bit Cells in 3D NAND on Their Threshold Voltages.
    Lee D; Shin C
    Micromachines (Basel); 2022 Jul; 13(7):. PubMed ID: 35888955
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 10.