363 related articles for article (PubMed ID: 29710875)
1. Optimization of Deep Neural Networks Using SoCs with OpenCL.
Gadea-Gironés R; Colom-Palero R; Herrero-Bosch V
Sensors (Basel); 2018 Apr; 18(5):. PubMed ID: 29710875
[TBL] [Abstract][Full Text] [Related]
2. Comparison of GPU- and CPU-implementations of mean-firing rate neural networks on parallel hardware.
Dinkelbach HÜ; Vitay J; Beuth F; Hamker FH
Network; 2012; 23(4):212-36. PubMed ID: 23140422
[TBL] [Abstract][Full Text] [Related]
3. FPGA-based neural network accelerators for millimeter-wave radio-over-fiber systems.
Lee J; He J; Wang K
Opt Express; 2020 Apr; 28(9):13384-13400. PubMed ID: 32403814
[TBL] [Abstract][Full Text] [Related]
4. EDSSA: An Encoder-Decoder Semantic Segmentation Networks Accelerator on OpenCL-Based FPGA Platform.
Huang H; Wu Y; Yu M; Shi X; Qiao F; Luo L; Wei Q; Liu X
Sensors (Basel); 2020 Jul; 20(14):. PubMed ID: 32708851
[TBL] [Abstract][Full Text] [Related]
5. Runtime Programmable and Memory Bandwidth Optimized FPGA-Based Coprocessor for Deep Convolutional Neural Network.
Shah N; Chaudhari P; Varghese K
IEEE Trans Neural Netw Learn Syst; 2018 Dec; 29(12):5922-5934. PubMed ID: 29993989
[TBL] [Abstract][Full Text] [Related]
6. Research on OpenCL optimization for FPGA deep learning application.
Zhang S; Wu Y; Men C; He H; Liang K
PLoS One; 2019; 14(10):e0222984. PubMed ID: 31600218
[TBL] [Abstract][Full Text] [Related]
7. Parallelisation of equation-based simulation programs on heterogeneous computing systems.
Nikolić DD
PeerJ Comput Sci; 2018; 4():e160. PubMed ID: 33816813
[TBL] [Abstract][Full Text] [Related]
8. Real-time data analysis for medical diagnosis using FPGA-accelerated neural networks.
Sanaullah A; Yang C; Alexeev Y; Yoshii K; Herbordt MC
BMC Bioinformatics; 2018 Dec; 19(Suppl 18):490. PubMed ID: 30577751
[TBL] [Abstract][Full Text] [Related]
9. High-performance reconfigurable hardware architecture for restricted Boltzmann machines.
Ly DL; Chow P
IEEE Trans Neural Netw; 2010 Nov; 21(11):1780-92. PubMed ID: 20858578
[TBL] [Abstract][Full Text] [Related]
10. Designing Deep Learning Hardware Accelerator and Efficiency Evaluation.
Qi Z; Chen W; Naqvi RA; Siddique K
Comput Intell Neurosci; 2022; 2022():1291103. PubMed ID: 35875766
[TBL] [Abstract][Full Text] [Related]
11. Exploring memory synchronization and performance considerations for FPGA platform using the high-abstracted OpenCL framework: Benchmarks development and analysis.
Almomany A; Jarrah A; Sutcu M
PLoS One; 2024; 19(5):e0301720. PubMed ID: 38739583
[TBL] [Abstract][Full Text] [Related]
12. FPNA: interaction between FPGA and neural computation.
Girau B
Int J Neural Syst; 2000 Jun; 10(3):243-59. PubMed ID: 11011795
[TBL] [Abstract][Full Text] [Related]
13. Distributed large-scale graph processing on FPGAs.
Sahebi A; Barbone M; Procaccini M; Luk W; Gaydadjiev G; Giorgi R
J Big Data; 2023; 10(1):95. PubMed ID: 37283690
[TBL] [Abstract][Full Text] [Related]
14. Implementation of a motion estimation algorithm for Intel FPGAs using OpenCL.
de Castro M; Osorio RR; Vilariño DL; Gonzalez-Escribano A; Llanos DR
J Supercomput; 2023; 79(9):9866-9888. PubMed ID: 36714810
[TBL] [Abstract][Full Text] [Related]
15. SWIFOLD: Smith-Waterman implementation on FPGA with OpenCL for long DNA sequences.
Rucci E; Garcia C; Botella G; De Giusti A; Naiouf M; Prieto-Matias M
BMC Syst Biol; 2018 Nov; 12(Suppl 5):96. PubMed ID: 30458766
[TBL] [Abstract][Full Text] [Related]
16. Extending the BEAGLE library to a multi-FPGA platform.
Jin Z; Bakos JD
BMC Bioinformatics; 2013 Jan; 14():25. PubMed ID: 23331707
[TBL] [Abstract][Full Text] [Related]
17. Acceleration of Deep Neural Network Training Using Field Programmable Gate Arrays.
Tufa GT; Andargie FA; Bijalwan A
Comput Intell Neurosci; 2022; 2022():8387364. PubMed ID: 36299439
[TBL] [Abstract][Full Text] [Related]
18. SNAVA-A real-time multi-FPGA multi-model spiking neural network simulation architecture.
Sripad A; Sanchez G; Zapata M; Pirrone V; Dorta T; Cambria S; Marti A; Krishnamourthy K; Madrenas J
Neural Netw; 2018 Jan; 97():28-45. PubMed ID: 29054036
[TBL] [Abstract][Full Text] [Related]
19. Feedforward neural network implementation in FPGA using layer multiplexing for effective resource utilization.
Himavathi S; Anitha D; Muthuramalingam A
IEEE Trans Neural Netw; 2007 May; 18(3):880-8. PubMed ID: 17526352
[TBL] [Abstract][Full Text] [Related]
20. A Hybrid CPU/GPU Pattern-Matching Algorithm for Deep Packet Inspection.
Lee CL; Lin YS; Chen YC
PLoS One; 2015; 10(10):e0139301. PubMed ID: 26437335
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
