489 related articles for article (PubMed ID: 29993989)
1. Runtime Programmable and Memory Bandwidth Optimized FPGA-Based Coprocessor for Deep Convolutional Neural Network.
Shah N; Chaudhari P; Varghese K
IEEE Trans Neural Netw Learn Syst; 2018 Dec; 29(12):5922-5934. PubMed ID: 29993989
[TBL] [Abstract][Full Text] [Related]
2. Extending the BEAGLE library to a multi-FPGA platform.
Jin Z; Bakos JD
BMC Bioinformatics; 2013 Jan; 14():25. PubMed ID: 23331707
[TBL] [Abstract][Full Text] [Related]
3. NullHop: A Flexible Convolutional Neural Network Accelerator Based on Sparse Representations of Feature Maps.
Aimar A; Mostafa H; Calabrese E; Rios-Navarro A; Tapiador-Morales R; Lungu IA; Milde MB; Corradi F; Linares-Barranco A; Liu SC; Delbruck T
IEEE Trans Neural Netw Learn Syst; 2019 Mar; 30(3):644-656. PubMed ID: 30047912
[TBL] [Abstract][Full Text] [Related]
4. Optimization of Deep Neural Networks Using SoCs with OpenCL.
Gadea-Gironés R; Colom-Palero R; Herrero-Bosch V
Sensors (Basel); 2018 Apr; 18(5):. PubMed ID: 29710875
[TBL] [Abstract][Full Text] [Related]
5. Field-programmable gate array implementation of a probabilistic neural network for motor cortical decoding in rats.
Zhou F; Liu J; Yu Y; Tian X; Liu H; Hao Y; Zhang S; Chen W; Dai J; Zheng X
J Neurosci Methods; 2010 Jan; 185(2):299-306. PubMed ID: 19879294
[TBL] [Abstract][Full Text] [Related]
6. Efficient FPGA Implementation of Convolutional Neural Networks and Long Short-Term Memory for Radar Emitter Signal Recognition.
Wu B; Wu X; Li P; Gao Y; Si J; Al-Dhahir N
Sensors (Basel); 2024 Jan; 24(3):. PubMed ID: 38339606
[TBL] [Abstract][Full Text] [Related]
7. High-performance reconfigurable hardware architecture for restricted Boltzmann machines.
Ly DL; Chow P
IEEE Trans Neural Netw; 2010 Nov; 21(11):1780-92. PubMed ID: 20858578
[TBL] [Abstract][Full Text] [Related]
8. Acceleration of Deep Neural Network Training Using Field Programmable Gate Arrays.
Tufa GT; Andargie FA; Bijalwan A
Comput Intell Neurosci; 2022; 2022():8387364. PubMed ID: 36299439
[TBL] [Abstract][Full Text] [Related]
9. Feedforward neural network implementation in FPGA using layer multiplexing for effective resource utilization.
Himavathi S; Anitha D; Muthuramalingam A
IEEE Trans Neural Netw; 2007 May; 18(3):880-8. PubMed ID: 17526352
[TBL] [Abstract][Full Text] [Related]
10. DeepX: Deep Learning Accelerator for Restricted Boltzmann Machine Artificial Neural Networks.
Kim LW
IEEE Trans Neural Netw Learn Syst; 2018 May; 29(5):1441-1453. PubMed ID: 28287986
[TBL] [Abstract][Full Text] [Related]
11. Resources and Power Efficient FPGA Accelerators for Real-Time Image Classification.
Kyriakos A; Papatheofanous EA; Bezaitis C; Reisis D
J Imaging; 2022 Apr; 8(4):. PubMed ID: 35448240
[TBL] [Abstract][Full Text] [Related]
12. Embedded Streaming Deep Neural Networks Accelerator With Applications.
Dundar A; Jin J; Martini B; Culurciello E
IEEE Trans Neural Netw Learn Syst; 2017 Jul; 28(7):1572-1583. PubMed ID: 27071200
[TBL] [Abstract][Full Text] [Related]
13. FPGA implementation of hardware processing modules as coprocessors in brain-machine interfaces.
Wang D; Hao Y; Zhu X; Zhao T; Wang Y; Chen Y; Chen W; Zheng X
Annu Int Conf IEEE Eng Med Biol Soc; 2011; 2011():4613-6. PubMed ID: 22255365
[TBL] [Abstract][Full Text] [Related]
14. Neuromorphic LIF Row-by-Row Multiconvolution Processor for FPGA.
Tapiador-Morales R; Linares-Barranco A; Jimenez-Fernandez A; Jimenez-Moreno G
IEEE Trans Biomed Circuits Syst; 2019 Feb; 13(1):159-169. PubMed ID: 30418884
[TBL] [Abstract][Full Text] [Related]
15. FPGA implementation of a stochastic neural network for monotonic pseudo-Boolean optimization.
Grossi G; Pedersini F
Neural Netw; 2008 Aug; 21(6):872-9. PubMed ID: 18684590
[TBL] [Abstract][Full Text] [Related]
16. SNAVA-A real-time multi-FPGA multi-model spiking neural network simulation architecture.
Sripad A; Sanchez G; Zapata M; Pirrone V; Dorta T; Cambria S; Marti A; Krishnamourthy K; Madrenas J
Neural Netw; 2018 Jan; 97():28-45. PubMed ID: 29054036
[TBL] [Abstract][Full Text] [Related]
17. Efficient Deconvolution Architecture for Heterogeneous Systems-on-Chip.
Perri S; Sestito C; Spagnolo F; Corsonello P
J Imaging; 2020 Aug; 6(9):. PubMed ID: 34460742
[TBL] [Abstract][Full Text] [Related]
18. FPGA implementation of a pyramidal Weightless Neural Networks learning system.
Al-Alawi R
Int J Neural Syst; 2003 Aug; 13(4):225-37. PubMed ID: 12964210
[TBL] [Abstract][Full Text] [Related]
19. Parallel field programmable gate array particle filtering architecture for real-time neural signal processing.
Mountney J; Silage D; Obeid I
Annu Int Conf IEEE Eng Med Biol Soc; 2010; 2010():2674-7. PubMed ID: 21096196
[TBL] [Abstract][Full Text] [Related]
20. FPGA-based neural network accelerators for millimeter-wave radio-over-fiber systems.
Lee J; He J; Wang K
Opt Express; 2020 Apr; 28(9):13384-13400. PubMed ID: 32403814
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
