These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

265 related articles for article (PubMed ID: 30577751)

  • 21. Low-Latency In Situ Image Analytics With FPGA-Based Quantized Convolutional Neural Network.
    Wang M; Lee KCM; Chung BMF; Bogaraju SV; Ng HC; Wong JSJ; Shum HC; Tsia KK; So HK
    IEEE Trans Neural Netw Learn Syst; 2022 Jul; 33(7):2853-2866. PubMed ID: 33434136
    [TBL] [Abstract][Full Text] [Related]  

  • 22. Exploring memory synchronization and performance considerations for FPGA platform using the high-abstracted OpenCL framework: Benchmarks development and analysis.
    Almomany A; Jarrah A; Sutcu M
    PLoS One; 2024; 19(5):e0301720. PubMed ID: 38739583
    [TBL] [Abstract][Full Text] [Related]  

  • 23. Acceleration of Deep Neural Network Training Using Field Programmable Gate Arrays.
    Tufa GT; Andargie FA; Bijalwan A
    Comput Intell Neurosci; 2022; 2022():8387364. PubMed ID: 36299439
    [TBL] [Abstract][Full Text] [Related]  

  • 24. Runtime Programmable and Memory Bandwidth Optimized FPGA-Based Coprocessor for Deep Convolutional Neural Network.
    Shah N; Chaudhari P; Varghese K
    IEEE Trans Neural Netw Learn Syst; 2018 Dec; 29(12):5922-5934. PubMed ID: 29993989
    [TBL] [Abstract][Full Text] [Related]  

  • 25. The impact of arithmetic representation on implementing MLP-BP on FPGAs: a study.
    Savich AW; Moussa M; Areibi S
    IEEE Trans Neural Netw; 2007 Jan; 18(1):240-52. PubMed ID: 17278475
    [TBL] [Abstract][Full Text] [Related]  

  • 26. A 128-Channel FPGA-Based Real-Time Spike-Sorting Bidirectional Closed-Loop Neural Interface System.
    Park J; Kim G; Jung SD
    IEEE Trans Neural Syst Rehabil Eng; 2017 Dec; 25(12):2227-2238. PubMed ID: 28459692
    [TBL] [Abstract][Full Text] [Related]  

  • 27. Toward Full-Stack Acceleration of Deep Convolutional Neural Networks on FPGAs.
    Liu S; Fan H; Ferianc M; Niu X; Shi H; Luk W
    IEEE Trans Neural Netw Learn Syst; 2022 Aug; 33(8):3974-3987. PubMed ID: 33577458
    [TBL] [Abstract][Full Text] [Related]  

  • 28. A learning rule for very simple universal approximators consisting of a single layer of perceptrons.
    Auer P; Burgsteiner H; Maass W
    Neural Netw; 2008 Jun; 21(5):786-95. PubMed ID: 18249524
    [TBL] [Abstract][Full Text] [Related]  

  • 29. NeuroFlow: A General Purpose Spiking Neural Network Simulation Platform using Customizable Processors.
    Cheung K; Schultz SR; Luk W
    Front Neurosci; 2015; 9():516. PubMed ID: 26834542
    [TBL] [Abstract][Full Text] [Related]  

  • 30. FPGA implementation of deep-learning recurrent neural networks with sub-millisecond real-time latency for BCI-decoding of large-scale neural sensors (104 nodes).
    Heelan C; Nurmikko AV; Truccolo W
    Annu Int Conf IEEE Eng Med Biol Soc; 2018 Jul; 2018():1070-1073. PubMed ID: 30440576
    [TBL] [Abstract][Full Text] [Related]  

  • 31. X-Ray Tomography Reconstruction Accelerated on FPGA Through High-Level Synthesis Tools.
    Diakite D; Gac N
    IEEE Trans Biomed Circuits Syst; 2023 Apr; 17(2):375-389. PubMed ID: 37030851
    [TBL] [Abstract][Full Text] [Related]  

  • 32. Methodology and design flow for assisted neural-model implementations in FPGAs.
    Weinstein RK; Reid MS; Lee RH
    IEEE Trans Neural Syst Rehabil Eng; 2007 Mar; 15(1):83-93. PubMed ID: 17436880
    [TBL] [Abstract][Full Text] [Related]  

  • 33. Binary Neural Networks in FPGAs: Architectures, Tool Flows and Hardware Comparisons.
    Su Y; Seng KP; Ang LM; Smith J
    Sensors (Basel); 2023 Nov; 23(22):. PubMed ID: 38005640
    [TBL] [Abstract][Full Text] [Related]  

  • 34. FPGA-Based Acceleration on Additive Manufacturing Defects Inspection.
    Luo Y; Chen Y
    Sensors (Basel); 2021 Mar; 21(6):. PubMed ID: 33803530
    [TBL] [Abstract][Full Text] [Related]  

  • 35. FPGASW: Accelerating Large-Scale Smith-Waterman Sequence Alignment Application with Backtracking on FPGA Linear Systolic Array.
    Fei X; Dan Z; Lina L; Xin M; Chunlei Z
    Interdiscip Sci; 2018 Mar; 10(1):176-188. PubMed ID: 28432608
    [TBL] [Abstract][Full Text] [Related]  

  • 36. fpgaConvNet: Mapping Regular and Irregular Convolutional Neural Networks on FPGAs.
    Venieris SI; Bouganis CS
    IEEE Trans Neural Netw Learn Syst; 2019 Feb; 30(2):326-342. PubMed ID: 29994725
    [TBL] [Abstract][Full Text] [Related]  

  • 37. FPGA Acceleration of the phylogenetic likelihood function for Bayesian MCMC inference methods.
    Zierke S; Bakos JD
    BMC Bioinformatics; 2010 Apr; 11():184. PubMed ID: 20385005
    [TBL] [Abstract][Full Text] [Related]  

  • 38. SOMprocessor: A high throughput FPGA-based architecture for implementing Self-Organizing Maps and its application to video processing.
    Sousa MAA; Pires R; Del-Moral-Hernandez E
    Neural Netw; 2020 May; 125():349-362. PubMed ID: 32179330
    [TBL] [Abstract][Full Text] [Related]  

  • 39. High-performance reconfigurable hardware architecture for restricted Boltzmann machines.
    Ly DL; Chow P
    IEEE Trans Neural Netw; 2010 Nov; 21(11):1780-92. PubMed ID: 20858578
    [TBL] [Abstract][Full Text] [Related]  

  • 40. Edge computing in space: Field programmable gate array-based solutions for spectral and probabilistic analysis of time series.
    Opincariu L; Deak N; Creţ O; Echim M; Munteanu C; Văcariu L
    Rev Sci Instrum; 2019 Nov; 90(11):114501. PubMed ID: 31779398
    [TBL] [Abstract][Full Text] [Related]  

    [Previous]   [Next]    [New Search]
    of 14.