These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

148 related articles for article (PubMed ID: 31026937)

  • 1. Effects of Grain Size on the Electrical Characteristics of Three-Dimensional NAND Flash Memory Devices.
    Lee JG; Kim TW
    J Nanosci Nanotechnol; 2019 Oct; 19(10):6202-6205. PubMed ID: 31026937
    [TBL] [Abstract][Full Text] [Related]  

  • 2. Effects of the Grain Boundary and Interface Traps on the Electrical Characteristics of 3D NAND Flash Memory Devices.
    Lee JG; Kim TW
    J Nanosci Nanotechnol; 2018 Mar; 18(3):1944-1947. PubMed ID: 29448689
    [TBL] [Abstract][Full Text] [Related]  

  • 3. Dependence of Grain Size on the Performance of a Polysilicon Channel TFT for 3D NAND Flash Memory.
    Kim SY; Park JK; Hwang WS; Lee SJ; Lee KH; Pyi SH; Cho BJ
    J Nanosci Nanotechnol; 2016 May; 16(5):5044-8. PubMed ID: 27483868
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Enhancement of the Electrical Characteristics for 3D NAND Flash Memory Devices Due to a Modified Cell Structure in the Gate Region.
    Lee YG; Jung HS; Kim TW
    J Nanosci Nanotechnol; 2019 Oct; 19(10):6148-6151. PubMed ID: 31026926
    [TBL] [Abstract][Full Text] [Related]  

  • 5. Effect of Noncircular Channel on Distribution of Threshold Voltage in 3D NAND Flash Memory.
    Go D; Yoon G; Park J; Kim D; Kim J; Kim J; Lee JS
    Micromachines (Basel); 2023 Oct; 14(11):. PubMed ID: 38004865
    [TBL] [Abstract][Full Text] [Related]  

  • 6. Effects of Poly-Si Grain Boundary on Retention Characteristics under Cross-Temperature Conditions in 3-D NAND Flash Memory.
    An U; Yoon G; Go D; Park J; Kim D; Kim J; Lee JS
    Micromachines (Basel); 2023 Nov; 14(12):. PubMed ID: 38138368
    [TBL] [Abstract][Full Text] [Related]  

  • 7. Temperature Dependence According to Grain Boundary Potential Barrier Variation in Vertical NAND Flash Cell with Polycrystalline-Silicon Channel.
    Yang HJ; Oh YT; Kim KB; Kweon JY; Lee GH; Choi ES; Park SK; Song YH
    J Nanosci Nanotechnol; 2017 Apr; 17(4):2628-632. PubMed ID: 29664250
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Degradation mechanisms of the program characteristics of 10 nm NAND flash memories due to cell-to-cell interference.
    Ryu JT; Kim TW
    J Nanosci Nanotechnol; 2013 Sep; 13(9):6420-3. PubMed ID: 24205674
    [TBL] [Abstract][Full Text] [Related]  

  • 9. Electrical characteristics of nanoscale NAND silicon-oxide-nitride-oxide-silicon flash memory devices fabricated on SOI substrates.
    Ryu JT; You JH; Yoo KH; Kim TW
    J Nanosci Nanotechnol; 2011 Aug; 11(8):7512-5. PubMed ID: 22103232
    [TBL] [Abstract][Full Text] [Related]  

  • 10. Activation Enhancement and Grain Size Improvement for Poly-Si Channel Vertical Transistor by Laser Thermal Annealing in 3D NAND Flash.
    Yang T; Xia Z; Fan D; Zhao D; Xie W; Yang Y; Liu L; Zhou W; Huo Z
    Micromachines (Basel); 2023 Jan; 14(1):. PubMed ID: 36677291
    [TBL] [Abstract][Full Text] [Related]  

  • 11. The Optimization of Gate All Around-L-Shaped Bottom Select Transistor in 3D NAND Flash Memory.
    Zou X; Jin L; Jiang D; Zhang Y; Chen G; Xia Z; Huo Z
    J Nanosci Nanotechnol; 2018 Aug; 18(8):5528-5533. PubMed ID: 29458606
    [TBL] [Abstract][Full Text] [Related]  

  • 12. Impact of Stacking-Up and Scaling-Down Bit Cells in 3D NAND on Their Threshold Voltages.
    Lee D; Shin C
    Micromachines (Basel); 2022 Jul; 13(7):. PubMed ID: 35888955
    [TBL] [Abstract][Full Text] [Related]  

  • 13. Adaptive Bitline Voltage Countermeasure for Neighbor Wordline Interference in 3D NAND Flash Memory-Based Sensors.
    Fan H; Tian X; Peng H; Shen Y; Li L; Li M; Gao L
    Sensors (Basel); 2023 Mar; 23(6):. PubMed ID: 36991921
    [TBL] [Abstract][Full Text] [Related]  

  • 14. Reliability Degeneration Mechanisms of the 20-nm Flash Memories Due to the Word Line Stress.
    Jung HS; Ryu JT; Yoo KH; Kim TW
    J Nanosci Nanotechnol; 2016 Feb; 16(2):1669-71. PubMed ID: 27433643
    [TBL] [Abstract][Full Text] [Related]  

  • 15. Channel Modeling and Quantization Design for 3D NAND Flash Memory.
    Wang C; Mei Z; Li J; Shu F; He X; Kong L
    Entropy (Basel); 2023 Jun; 25(7):. PubMed ID: 37509912
    [TBL] [Abstract][Full Text] [Related]  

  • 16. Nanoscale two-bit/cell NAND silicon-oxide-nitride-oxide-silicon memory device with different tunneling oxide thicknesses.
    Kim HJ; You JH; Kim SH; Kwack KD; Kim TW
    J Nanosci Nanotechnol; 2011 Jul; 11(7):6109-13. PubMed ID: 22121667
    [TBL] [Abstract][Full Text] [Related]  

  • 17. Suppression of inhibit cell Vth disturbance in three dimensional stack NAND flash memory.
    Choe BI; Park BG; Lee JK; Lee JH
    J Nanosci Nanotechnol; 2013 Sep; 13(9):6382-8. PubMed ID: 24205666
    [TBL] [Abstract][Full Text] [Related]  

  • 18. 3D NAND Flash Memory Based on Double-Layer NC-Si Floating Gate with High Density of Multilevel Storage.
    Yu X; Ma Z; Shen Z; Li W; Chen K; Xu J; Xu L
    Nanomaterials (Basel); 2022 Jul; 12(14):. PubMed ID: 35889681
    [TBL] [Abstract][Full Text] [Related]  

  • 19. Novel Program Scheme of Vertical NAND Flash Memory for Reduction of Z-Interference.
    Yi SI; Kim J
    Micromachines (Basel); 2021 May; 12(5):. PubMed ID: 34065435
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Investigation of Program Efficiency Overshoot in 3D Vertical Channel NAND Flash with Randomly Distributed Traps.
    Park C; Yoon JS; Nam K; Jang H; Park M; Baek RH
    Nanomaterials (Basel); 2023 Apr; 13(9):. PubMed ID: 37176997
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 8.