221 related articles for article (PubMed ID: 31026939)
1. Transient Analysis of Tunnel Field-Effect Transistor with Raised Drain.
Kim JH; Kim HW; Shin SS; Kim S; Park BG
J Nanosci Nanotechnol; 2019 Oct; 19(10):6212-6216. PubMed ID: 31026939
[TBL] [Abstract][Full Text] [Related]
2. Design Optimization of Double-Gate Isosceles Trapezoid Tunnel Field-Effect Transistor (DGIT-TFET).
Gu HY; Kim S
Micromachines (Basel); 2019 Mar; 10(4):. PubMed ID: 30935007
[TBL] [Abstract][Full Text] [Related]
3. Demonstration of Fin-Tunnel Field-Effect Transistor with Elevated Drain.
Kim JH; Kim HW; Kim G; Kim S; Park BG
Micromachines (Basel); 2019 Jan; 10(1):. PubMed ID: 30621021
[TBL] [Abstract][Full Text] [Related]
4. Surrounding Channel Nanowire Tunnel Field-Effect Transistor with Dual Gate to Reduce a Hump Phenomenon.
Kwon YS; Lee SH; Kim Y; Kim G; Kim JH; Kim S
J Nanosci Nanotechnol; 2020 Jul; 20(7):4182-4187. PubMed ID: 31968438
[TBL] [Abstract][Full Text] [Related]
5. I-Shaped SiGe Fin Tunnel Field-Effect Transistor with High
Lee R; Lee J; Lee K; Kim S; Kim S; Kim S; Park BG
J Nanosci Nanotechnol; 2020 Jul; 20(7):4298-4302. PubMed ID: 31968461
[TBL] [Abstract][Full Text] [Related]
6. Improving ESD Protection Robustness Using SiGe Source/Drain Regions in Tunnel FET.
Yang Z; Yang Y; Yu N; Liou JJ
Micromachines (Basel); 2018 Dec; 9(12):. PubMed ID: 30545073
[TBL] [Abstract][Full Text] [Related]
7. Simulation Study of the Double-Gate Tunnel Field-Effect Transistor with Step Channel Thickness.
Zhang M; Guo Y; Zhang J; Yao J; Chen J
Nanoscale Res Lett; 2020 Jun; 15(1):128. PubMed ID: 32542513
[TBL] [Abstract][Full Text] [Related]
8. Self-Boosted Tunnel Field-Effect Transistor Using Nitride Charge Trapping Layer for Low Supply Voltage Operation.
Kim H; Kwon DW; Kwon MW; Park J; Park BG
J Nanosci Nanotechnol; 2016 May; 16(5):5243-6. PubMed ID: 27483907
[TBL] [Abstract][Full Text] [Related]
9. Investigation on Ambipolar Current Suppression Using a Stacked Gate in an L-shaped Tunnel Field-Effect Transistor.
Yu J; Kim S; Ryu D; Lee K; Kim C; Lee JH; Kim S; Park BG
Micromachines (Basel); 2019 Nov; 10(11):. PubMed ID: 31684162
[TBL] [Abstract][Full Text] [Related]
10. A Novel Dopingless Fin-Shaped SiGe Channel TFET with Improved Performance.
Chen S; Wang S; Liu H; Han T; Xie H; Chong C
Nanoscale Res Lett; 2020 Oct; 15(1):202. PubMed ID: 33068207
[TBL] [Abstract][Full Text] [Related]
11. Nanowire gate all around-TFET-based biosensor by considering ambipolar transport.
Reddy NN; Panda DK
Appl Phys A Mater Sci Process; 2021; 127(9):682. PubMed ID: 34429569
[TBL] [Abstract][Full Text] [Related]
12. Electrical Characteristics of Ge/Si-Based Source Pocket Tunnel Field-Effect Transistors.
Ahn TJ; Yu YS
J Nanosci Nanotechnol; 2018 Sep; 18(9):5887-5892. PubMed ID: 29677711
[TBL] [Abstract][Full Text] [Related]
13. Analysis of Current Variation with Work Function Variation in L-Shaped Tunnel-Field Effect Transistor.
Kim JH; Kim HW; Song YS; Kim S; Kim G
Micromachines (Basel); 2020 Aug; 11(8):. PubMed ID: 32824238
[TBL] [Abstract][Full Text] [Related]
14. Tunnel Field Effect Transistor with Ferroelectric Gate Insulator.
Lee K; Lee J; Kim S; Park E; Lee R; Kim HM; Kim S; Park BG
J Nanosci Nanotechnol; 2019 Oct; 19(10):6095-6098. PubMed ID: 31026915
[TBL] [Abstract][Full Text] [Related]
15. A novel fabrication method for the nanoscale tunneling field effect transistor.
Kim HW; Kim JH; Kim SW; Sun MC; Kim G; Park E; Kim H; Kim KW; Park BG
J Nanosci Nanotechnol; 2012 Jul; 12(7):5592-7. PubMed ID: 22966616
[TBL] [Abstract][Full Text] [Related]
16. High Performance Drain Engineered InGaN Heterostructure Tunnel Field Effect Transistor.
Duan X; Zhang J; Chen J; Zhang T; Zhu J; Lin Z; Hao Y
Micromachines (Basel); 2019 Jan; 10(1):. PubMed ID: 30669609
[TBL] [Abstract][Full Text] [Related]
17. High On-Current Ge-Channel Heterojunction Tunnel Field-Effect Transistor Using Direct Band-to-Band Tunneling.
Kim G; Lee J; Kim JH; Kim S
Micromachines (Basel); 2019 Jan; 10(2):. PubMed ID: 30678322
[TBL] [Abstract][Full Text] [Related]
18. Short-Channel Tunneling Field-Effect Transistor with Drain-Overlap and Dual-Metal Gate Structure for Low-Power and High-Speed Operations.
Yoon YJ; Eun HR; Seo JH; Kang HS; Lee SM; Lee J; Cho S; Tae HS; Lee JH; Kang IM
J Nanosci Nanotechnol; 2015 Oct; 15(10):7430-5. PubMed ID: 26726346
[TBL] [Abstract][Full Text] [Related]
19. Work-Function Engineering of Source-Overlapped Dual-Gate Tunnel Field-Effect Transistor.
Lee JC; Ahn TJ; Yu YS
J Nanosci Nanotechnol; 2018 Sep; 18(9):5925-5931. PubMed ID: 29677718
[TBL] [Abstract][Full Text] [Related]
20. Analysis of Channel Area Fluctuation Effects of Gate-All-Around Tunnel Field-Effect Transistor.
Kang SJ; Park JU; Rim KJ; Kim Y; Kim JH; Kim G; Kim S
J Nanosci Nanotechnol; 2020 Jul; 20(7):4409-4413. PubMed ID: 31968485
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
