These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

120 related articles for article (PubMed ID: 31500379)

  • 1. Retention-Aware DRAM Auto-Refresh Scheme for Energy and Performance Efficiency.
    Cheng WK; Shen PY; Li XL
    Micromachines (Basel); 2019 Sep; 10(9):. PubMed ID: 31500379
    [TBL] [Abstract][Full Text] [Related]  

  • 2. In-DRAM Cache Management for Low Latency and Low Power 3D-Stacked DRAMs.
    Shin HH; Chung EY
    Micromachines (Basel); 2019 Feb; 10(2):. PubMed ID: 30769837
    [TBL] [Abstract][Full Text] [Related]  

  • 3. The Programming Optimization of Capacitorless 1T DRAM Based on the Dual-Gate TFET.
    Li W; Liu H; Wang S; Chen S; Wang Q
    Nanoscale Res Lett; 2017 Sep; 12(1):524. PubMed ID: 28875269
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Analysis of the Sensing Margin of Silicon and Poly-Si 1T-DRAM.
    Kim H; Yoo S; Kang IM; Cho S; Sun W; Shin H
    Micromachines (Basel); 2020 Feb; 11(2):. PubMed ID: 32102235
    [TBL] [Abstract][Full Text] [Related]  

  • 5. OBET: On-the-Fly Byte-Level Error Tracking for Correcting and Detecting Faults in Unreliable DRAM Systems.
    Nguyen DT; Ho NM; Wong WF; Chang IJ
    Sensors (Basel); 2021 Dec; 21(24):. PubMed ID: 34960359
    [TBL] [Abstract][Full Text] [Related]  

  • 6. The Optimization of Spacer Engineering for Capacitor-Less DRAM Based on the Dual-Gate Tunneling Transistor.
    Li W; Liu H; Wang S; Chen S; Wang Q
    Nanoscale Res Lett; 2018 Mar; 13(1):73. PubMed ID: 29508093
    [TBL] [Abstract][Full Text] [Related]  

  • 7. Analysis of Grain Boundary Dependent Memory Characteristics in Poly-Si One-Transistor Dynamic Random-Access Memory.
    Yoo S; Kang IM; Cho SJ; Sun W; Shin H
    J Nanosci Nanotechnol; 2021 Aug; 21(8):4216-4222. PubMed ID: 33714306
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Analysis of a Lateral Grain Boundary for Reducing Performance Variations in Poly-Si 1T-DRAM.
    Yoo S; Sun W; Shin H
    Micromachines (Basel); 2020 Oct; 11(11):. PubMed ID: 33105643
    [TBL] [Abstract][Full Text] [Related]  

  • 9. Highly Reliable Memory Operation of High-Density Three-Terminal Thyristor Random Access Memory.
    Kim H; Cho H; Kwak HT; Seo M; Lee S; Kong BD; Baek CK
    Nanoscale Res Lett; 2022 Feb; 17(1):28. PubMed ID: 35195806
    [TBL] [Abstract][Full Text] [Related]  

  • 10. EnforceSNN: Enabling resilient and energy-efficient spiking neural network inference considering approximate DRAMs for embedded systems.
    Putra RVW; Hanif MA; Shafique M
    Front Neurosci; 2022; 16():937782. PubMed ID: 36033624
    [TBL] [Abstract][Full Text] [Related]  

  • 11. Split-gate-structure 1T DRAM for retention characteristic improvement.
    Kim G; Kim SW; Ryoo KC; Oh JH; Sun MC; Kim HW; Kwon DW; Jang JS; Jung S; Kim JH; Park BG
    J Nanosci Nanotechnol; 2011 Jul; 11(7):5603-7. PubMed ID: 22121577
    [TBL] [Abstract][Full Text] [Related]  

  • 12. HMB in DRAM-less NVMe SSDs: Their usage and effects on performance.
    Kim K; Kim T
    PLoS One; 2020; 15(3):e0229645. PubMed ID: 32119705
    [TBL] [Abstract][Full Text] [Related]  

  • 13. 3-D stacked polycrystalline-silicon-MOSFET-based capacitorless DRAM with superior immunity to grain-boundary's influence.
    Lee SH; Park J; Min SR; Kim GU; Jang J; Bae JH; Lee SH; Kang IM
    Sci Rep; 2022 Aug; 12(1):14455. PubMed ID: 36002621
    [TBL] [Abstract][Full Text] [Related]  

  • 14. Circuit Optimization Method to Reduce Disturbances in Poly-Si 1T-DRAM.
    Ha Y; Shin H; Sun W; Park J
    Micromachines (Basel); 2021 Oct; 12(10):. PubMed ID: 34683260
    [TBL] [Abstract][Full Text] [Related]  

  • 15. DRAM Weak Cell Characterization for Retention Time.
    Kang J; Lee S; Choi B
    J Nanosci Nanotechnol; 2016 May; 16(5):5092-5. PubMed ID: 27483878
    [TBL] [Abstract][Full Text] [Related]  

  • 16. Design of a Capacitorless DRAM Based on a Polycrystalline-Silicon Dual-Gate MOSFET with a Fin-Shaped Structure.
    An HD; Lee SH; Park J; Min SR; Kim GU; Yoon YJ; Seo JH; Cho MS; Jang J; Bae JH; Lee SH; Kang IM
    Nanomaterials (Basel); 2022 Oct; 12(19):. PubMed ID: 36234653
    [TBL] [Abstract][Full Text] [Related]  

  • 17. An in-memory computing architecture based on two-dimensional semiconductors for multiply-accumulate operations.
    Wang Y; Tang H; Xie Y; Chen X; Ma S; Sun Z; Sun Q; Chen L; Zhu H; Wan J; Xu Z; Zhang DW; Zhou P; Bao W
    Nat Commun; 2021 Jun; 12(1):3347. PubMed ID: 34099710
    [TBL] [Abstract][Full Text] [Related]  

  • 18. A Novel Capacitorless 1T DRAM with Embedded Oxide Layer.
    Zhao D; Xia Z; Yang T; Yang Y; Zhou W; Huo Z
    Micromachines (Basel); 2022 Oct; 13(10):. PubMed ID: 36296125
    [TBL] [Abstract][Full Text] [Related]  

  • 19. A 1T Dynamic Random Access Memory Cell Based on Gated Thyristor with Surrounding Gate Structure for High Scalability.
    Kim H; Kim S; Kim HM; Lee K; Kim S; Pak BG
    J Nanosci Nanotechnol; 2018 Sep; 18(9):5919-5924. PubMed ID: 29677717
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Pseudo-Static Gain Cell of Embedded DRAM for Processing-in-Memory in Intelligent IoT Sensor Nodes.
    Kim S; Park JE
    Sensors (Basel); 2022 Jun; 22(11):. PubMed ID: 35684905
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 6.