These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
180 related articles for article (PubMed ID: 31603798)
1. A Power and Area Efficient CMOS Stochastic Neuron for Neural Networks Employing Resistive Crossbar Array. Yeo I; Chu M; Lee BG IEEE Trans Biomed Circuits Syst; 2019 Dec; 13(6):1678-1689. PubMed ID: 31603798 [TBL] [Abstract][Full Text] [Related]
2. A new architecture for digital stochastic pulse-mode neurons based on the voting circuit. Martincigh M; Abramo A IEEE Trans Neural Netw; 2005 Nov; 16(6):1685-93. PubMed ID: 16342507 [TBL] [Abstract][Full Text] [Related]
3. Analysis and Simulation of Capacitor-Less ReRAM-Based Stochastic Neurons for the in-Memory Spiking Neural Network. Lin J; Yuan JS IEEE Trans Biomed Circuits Syst; 2018 Oct; 12(5):1004-1017. PubMed ID: 30010591 [TBL] [Abstract][Full Text] [Related]
4. Spiking Neural Networks with Unsupervised Learning Based on STDP Using Resistive Synaptic Devices and Analog CMOS Neuron Circuit. Kwon MW; Baek MH; Hwang S; Kim S; Park BG J Nanosci Nanotechnol; 2018 Sep; 18(9):6588-6592. PubMed ID: 29677839 [TBL] [Abstract][Full Text] [Related]
5. Machine learning on-a-chip: a high-performance low-power reusable neuron architecture for artificial neural networks in ECG classifications. Sun Y; Cheng AC Comput Biol Med; 2012 Jul; 42(7):751-7. PubMed ID: 22595230 [TBL] [Abstract][Full Text] [Related]
7. Sign backpropagation: An on-chip learning algorithm for analog RRAM neuromorphic computing systems. Zhang Q; Wu H; Yao P; Zhang W; Gao B; Deng N; Qian H Neural Netw; 2018 Dec; 108():217-223. PubMed ID: 30216871 [TBL] [Abstract][Full Text] [Related]
8. Recursive Threshold Logic-A Bioinspired Reconfigurable Dynamic Logic System With Crossbar Arrays. James A; Krestinskaya O; Maan A IEEE Trans Biomed Circuits Syst; 2020 Dec; 14(6):1311-1322. PubMed ID: 32991290 [TBL] [Abstract][Full Text] [Related]
9. A Survey of Stochastic Computing Neural Networks for Machine Learning Applications. Liu Y; Liu S; Wang Y; Lombardi F; Han J IEEE Trans Neural Netw Learn Syst; 2021 Jul; 32(7):2809-2824. PubMed ID: 32755867 [TBL] [Abstract][Full Text] [Related]
10. A Low-Power Spiking Neural Network Chip Based on a Compact LIF Neuron and Binary Exponential Charge Injector Synapse Circuits. Asghar MS; Arslan S; Kim H Sensors (Basel); 2021 Jun; 21(13):. PubMed ID: 34210045 [TBL] [Abstract][Full Text] [Related]
11. A CMOS image sensor with programmable pixel-level analog processing. Massari N; Gottardi M; Gonzo L; Stoppa D; Simoni A IEEE Trans Neural Netw; 2005 Nov; 16(6):1673-84. PubMed ID: 16342506 [TBL] [Abstract][Full Text] [Related]
12. A CMOS-based on-chip neural interface device equipped with integrated LED array for optogenetics. Tokuda T; Miyatani T; Maezawa Y; Kobayashi T; Noda T; Sasagawa K; Ohta J Annu Int Conf IEEE Eng Med Biol Soc; 2012; 2012():5146-9. PubMed ID: 23367087 [TBL] [Abstract][Full Text] [Related]
13. Spiking neuron computation with the time machine. Garg V; Shekhar R; Harris JG IEEE Trans Biomed Circuits Syst; 2012 Apr; 6(2):142-55. PubMed ID: 23852979 [TBL] [Abstract][Full Text] [Related]
14. Neural CMOS-integrated circuit and its application to data classification. Göknar IC; Yildiz M; Minaei S; Deniz E IEEE Trans Neural Netw Learn Syst; 2012 May; 23(5):717-24. PubMed ID: 24806121 [TBL] [Abstract][Full Text] [Related]
15. Kakadu--a low power analogue neural network classifier. Leong PH; Jabri MA Int J Neural Syst; 1993 Dec; 4(4):381-94. PubMed ID: 8049800 [TBL] [Abstract][Full Text] [Related]
16. Efficient computation based on stochastic spikes. Ernst U; Rotermund D; Pawelzik K Neural Comput; 2007 May; 19(5):1313-43. PubMed ID: 17381268 [TBL] [Abstract][Full Text] [Related]
17. Digital pixel sensor array with logarithmic delta-sigma architecture. Mahmoodi A; Li J; Joseph D Sensors (Basel); 2013 Aug; 13(8):10765-82. PubMed ID: 23959239 [TBL] [Abstract][Full Text] [Related]
18. An Experimentation Platform for On-Chip Integration of Analog Neural Networks: A Pathway to Trusted and Robust Analog/RF ICs. Maliuk D; Makris Y IEEE Trans Neural Netw Learn Syst; 2015 Aug; 26(8):1721-34. PubMed ID: 25248194 [TBL] [Abstract][Full Text] [Related]
19. A Sub- μW/Ch Analog Front-End for ∆-Neural Recording With Spike-Driven Data Compression. Kim SJ; Han SH; Cha JH; Liu L; Yao L; Gao Y; Je M IEEE Trans Biomed Circuits Syst; 2019 Feb; 13(1):1-14. PubMed ID: 30418918 [TBL] [Abstract][Full Text] [Related]
20. A 0.086-mm Frenkel C; Lefebvre M; Legat JD; Bol D IEEE Trans Biomed Circuits Syst; 2019 Feb; 13(1):145-158. PubMed ID: 30418919 [TBL] [Abstract][Full Text] [Related] [Next] [New Search]