These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

120 related articles for article (PubMed ID: 31835325)

  • 1. Maximizing the Inner Resilience of a Network-on-Chip through Router Controllers Design.
    Melo DR; Zeferino CA; Dilillo L; Bezerra EA
    Sensors (Basel); 2019 Dec; 19(24):. PubMed ID: 31835325
    [TBL] [Abstract][Full Text] [Related]  

  • 2. Fault-Tolerant Network-On-Chip Router Architecture Design for Heterogeneous Computing Systems in the Context of Internet of Things.
    Rashid M; Baloch NK; Shafique MA; Hussain F; Saleem S; Zikria YB; Yu H
    Sensors (Basel); 2020 Sep; 20(18):. PubMed ID: 32962030
    [TBL] [Abstract][Full Text] [Related]  

  • 3. Advancing interconnect density for spiking neural network hardware implementations using traffic-aware adaptive network-on-chip routers.
    Carrillo S; Harkin J; McDaid L; Pande S; Cawley S; McGinley B; Morgan F
    Neural Netw; 2012 Sep; 33():42-57. PubMed ID: 22561008
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Combined Distributed Shared-Buffered and Diagonally-Linked Mesh Topology for High-Performance Interconnect.
    Effiong C; Sassatelli G; Gamatié A
    Micromachines (Basel); 2022 Dec; 13(12):. PubMed ID: 36557547
    [TBL] [Abstract][Full Text] [Related]  

  • 5. Design of FPGA-Based SHE and SPWM Digital Switching Controllers for 21-Level Cascaded H-Bridge Multilevel Inverter Model.
    Noorsal E; Rongi A; Ibrahim IR; Darus R; Kho D; Setumin S
    Micromachines (Basel); 2022 Jan; 13(2):. PubMed ID: 35208304
    [TBL] [Abstract][Full Text] [Related]  

  • 6. Low Cost Interconnected Architecture for the Hardware Spiking Neural Networks.
    Luo Y; Wan L; Liu J; Harkin J; McDaid L; Cao Y; Ding X
    Front Neurosci; 2018; 12():857. PubMed ID: 30524230
    [TBL] [Abstract][Full Text] [Related]  

  • 7. Approximate Priority Hybrid 3DNoC Buffered-Bufferless Router.
    Savva S; Tatas K; Kyriacou C
    Micromachines (Basel); 2023 Jan; 14(2):. PubMed ID: 36838035
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Towards a Scalable Software Defined Network-on-Chip for Next Generation Cloud.
    Scionti A; Mazumdar S; Portero A
    Sensors (Basel); 2018 Jul; 18(7):. PubMed ID: 30021975
    [TBL] [Abstract][Full Text] [Related]  

  • 9. Modeling and Performance Analysis of a Fault-Tolerant 3D Photonic Network-on-Chip Based on Hybrid Photonics-Plasmonics.
    Zhixun L; Chuanpei X; Lvqing B; Yunying S; Yunfei Y; Cong H
    Comput Intell Neurosci; 2022; 2022():9615610. PubMed ID: 35909878
    [TBL] [Abstract][Full Text] [Related]  

  • 10. PCCNoC: Packet Connected Circuit as Network on Chip for High Throughput and Low Latency SoCs.
    Zhou X; Hao P; Liu D
    Micromachines (Basel); 2023 Feb; 14(3):. PubMed ID: 36984908
    [TBL] [Abstract][Full Text] [Related]  

  • 11. A Survey of Software-Defined Networks-on-Chip: Motivations, Challenges and Opportunities.
    Gomez-Rodriguez JR; Sandoval-Arechiga R; Ibarra-Delgado S; Rodriguez-Abdala VI; Vazquez-Avila JL; Parra-Michel R
    Micromachines (Basel); 2021 Feb; 12(2):. PubMed ID: 33673049
    [TBL] [Abstract][Full Text] [Related]  

  • 12. Designing fault-tolerant distributed archives for picture archiving and communication systems.
    Mendenhall R; Dewey M; Soutar I
    J Digit Imaging; 2001 Jun; 14(2 Suppl 1):80-3. PubMed ID: 11442129
    [TBL] [Abstract][Full Text] [Related]  

  • 13. Development of routing algorithms in networks-on-chip based on two-dimensional optimal circulant topologies.
    Romanov AY; Lezhnev EV; Glukhikh AY; Amerikanov AA
    Heliyon; 2020 Jan; 6(1):e03183. PubMed ID: 31956712
    [TBL] [Abstract][Full Text] [Related]  

  • 14. Anticipative QoS Control: A Self-Reconfigurable On-Chip Communication.
    Tsai WC; Lin HE; Lan YC; Chen SJ
    Micromachines (Basel); 2022 Oct; 13(10):. PubMed ID: 36296022
    [TBL] [Abstract][Full Text] [Related]  

  • 15. Four-port mode-selective silicon optical router for on-chip optical interconnect.
    Jia H; Zhou T; Fu X; Ding J; Zhang L; Yang L
    Opt Express; 2018 Apr; 26(8):9740-9748. PubMed ID: 29715921
    [TBL] [Abstract][Full Text] [Related]  

  • 16. Fault Injection Emulation for Systems in FPGAs: Tools, Techniques and Methodology, a Tutorial.
    Ruano Ó; García-Herrero F; Aranda LA; Sánchez-Macián A; Rodriguez L; Maestro JA
    Sensors (Basel); 2021 Feb; 21(4):. PubMed ID: 33671174
    [TBL] [Abstract][Full Text] [Related]  

  • 17. Optofluidic router based on tunable liquid-liquid mirrors.
    Müller P; Kopp D; Llobera A; Zappe H
    Lab Chip; 2014 Feb; 14(4):737-43. PubMed ID: 24287814
    [TBL] [Abstract][Full Text] [Related]  

  • 18. Deep Q-Learning with Bit-Swapping-Based Linear Feedback Shift Register fostered Built-In Self-Test and Built-In Self-Repair for SRAM.
    Ahmed MA; Alnatheer S
    Micromachines (Basel); 2022 Jun; 13(6):. PubMed ID: 35744586
    [TBL] [Abstract][Full Text] [Related]  

  • 19. A scalable silicon photonic chip-scale optical switch for high performance computing systems.
    Yu R; Cheung S; Li Y; Okamoto K; Proietti R; Yin Y; Yoo SJ
    Opt Express; 2013 Dec; 21(26):32655-67. PubMed ID: 24514859
    [TBL] [Abstract][Full Text] [Related]  

  • 20. An SHA-3 Hardware Architecture against Failures Based on Hamming Codes and Triple Modular Redundancy.
    Torres-Alvarado A; Morales-Rosales LA; Algredo-Badillo I; López-Huerta F; Lobato-Báez M; López-Pimentel JC
    Sensors (Basel); 2022 Apr; 22(8):. PubMed ID: 35458970
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 6.