159 related articles for article (PubMed ID: 32126642)
1. Core Insulator Nanosheet Transistor and Structure Optimization to Improve Gate Electrostatic Characteristics.
Joung S; Kim S
J Nanosci Nanotechnol; 2020 Aug; 20(8):4690-4698. PubMed ID: 32126642
[TBL] [Abstract][Full Text] [Related]
2. A Feasible Alternative to FDSOI and FinFET: Optimization of W/La
Mah SK; Ker PJ; Ahmad I; Zainul Abidin NF; Ali Gamel MM
Materials (Basel); 2021 Sep; 14(19):. PubMed ID: 34640118
[TBL] [Abstract][Full Text] [Related]
3. Asymmetric Drain Extension Dual-kk Trigate Underlap FinFET Based on RF/Analog Circuit.
Han K; Qiao G; Deng Z; Zhang Y
Micromachines (Basel); 2017 Nov; 8(11):. PubMed ID: 30400520
[TBL] [Abstract][Full Text] [Related]
4. Vertical Gate-All-Around Device Architecture to Improve the Device Performance for Sub-5-nm Technology.
Noh C; Han C; Won SM; Shin C
Micromachines (Basel); 2022 Sep; 13(9):. PubMed ID: 36144174
[TBL] [Abstract][Full Text] [Related]
5. On the Vertically Stacked Gate-All-Around Nanosheet and Nanowire Transistor Scaling beyond the 5 nm Technology Node.
Wong H; Kakushima K
Nanomaterials (Basel); 2022 May; 12(10):. PubMed ID: 35630961
[TBL] [Abstract][Full Text] [Related]
6. Core-insulator embedded nanosheet field-effect transistor for suppressing device-to-device variations.
Son D; Lee H; Kim H; Ahn JH; Kim S
Sci Rep; 2024 Mar; 14(1):7462. PubMed ID: 38553560
[TBL] [Abstract][Full Text] [Related]
7. The Optimization and Analysis of a Triple-Fin Heterostructure-on-Insulator Fin Field-Effect Transistor with a Stacked High-k Configuration and 10 nm Channel Length.
Saha P; Sankar Dhar R; Nanda S; Kumar K; Alathbah M
Nanomaterials (Basel); 2023 Nov; 13(23):. PubMed ID: 38063707
[TBL] [Abstract][Full Text] [Related]
8. Trench FinFET Nanostructure with Advanced Ferroelectric Nanomaterial HfZrO
Yan SC; Wu CH; Sun CJ; Lin YW; Yao YJ; Wu YC
Nanomaterials (Basel); 2022 Jun; 12(13):. PubMed ID: 35807999
[TBL] [Abstract][Full Text] [Related]
9. Performance of AlGaN/GaN Nanowire Omega-Shaped-Gate Fin-Shaped Field-Effect Transistor.
Lee DG; Sindhuri V; Jo YW; Son DH; Kang HS; Lee JH; Lee JH; Cristoloveanu S; Im KS; Lee JH
J Nanosci Nanotechnol; 2016 May; 16(5):5049-52. PubMed ID: 27483869
[TBL] [Abstract][Full Text] [Related]
10. Design Optimization of Double-Gate Isosceles Trapezoid Tunnel Field-Effect Transistor (DGIT-TFET).
Gu HY; Kim S
Micromachines (Basel); 2019 Mar; 10(4):. PubMed ID: 30935007
[TBL] [Abstract][Full Text] [Related]
11. Design and Optimization of Germanium-Based Gate-Metal-Core Vertical Nanowire Tunnel FET.
Jang WD; Yoon YJ; Cho MS; Jung JH; Lee SH; Jang J; Bae JH; Kang IM
Micromachines (Basel); 2019 Oct; 10(11):. PubMed ID: 31683726
[TBL] [Abstract][Full Text] [Related]
12. Simulation Study of the Double-Gate Tunnel Field-Effect Transistor with Step Channel Thickness.
Zhang M; Guo Y; Zhang J; Yao J; Chen J
Nanoscale Res Lett; 2020 Jun; 15(1):128. PubMed ID: 32542513
[TBL] [Abstract][Full Text] [Related]
13. Study of carbon nanotube field effect transistors performance based on changes in gate parameters.
Shirazi SG; Mirzakuchaki S
J Nanosci Nanotechnol; 2011 Dec; 11(12):10424-8. PubMed ID: 22408919
[TBL] [Abstract][Full Text] [Related]
14. Retention characteristics of Schottky barrier tunneling transistor-nano floating gate memory with various side walls.
Won S; Son D; Kim E; Kim J; Lee K; Park K
J Nanosci Nanotechnol; 2011 Jan; 11(1):314-7. PubMed ID: 21446446
[TBL] [Abstract][Full Text] [Related]
15. Transient Analysis of Tunnel Field-Effect Transistor with Raised Drain.
Kim JH; Kim HW; Shin SS; Kim S; Park BG
J Nanosci Nanotechnol; 2019 Oct; 19(10):6212-6216. PubMed ID: 31026939
[TBL] [Abstract][Full Text] [Related]
16. High-performance III-V MOSFET with nano-stacked high-k gate dielectric and 3D fin-shaped structure.
Chen SH; Liao WS; Yang HC; Wang SJ; Liaw YG; Wang H; Gu H; Wang MC
Nanoscale Res Lett; 2012 Aug; 7(1):431. PubMed ID: 22853458
[TBL] [Abstract][Full Text] [Related]
17. Recessed-Gate GaN Metal-Insulator-Semiconductor High-Electron-Mobility Transistor Using a Dual Gate-Insulator Employing TiO₂/SiN.
Jung JH; Cho MS; Jang WD; Lee SH; Jang J; Bae JH; Kang IM
J Nanosci Nanotechnol; 2020 Aug; 20(8):4678-4683. PubMed ID: 32126640
[TBL] [Abstract][Full Text] [Related]
18. Simulation study on a new dual-material nanowire MOS surrounding-gate transistor.
Zhou W; Zhang L; Chen L; Xu Y; Wu W; He J
J Nanosci Nanotechnol; 2011 Dec; 11(12):11006-10. PubMed ID: 22409044
[TBL] [Abstract][Full Text] [Related]
19. Surrounding Channel Nanowire Tunnel Field-Effect Transistor with Dual Gate to Reduce a Hump Phenomenon.
Kwon YS; Lee SH; Kim Y; Kim G; Kim JH; Kim S
J Nanosci Nanotechnol; 2020 Jul; 20(7):4182-4187. PubMed ID: 31968438
[TBL] [Abstract][Full Text] [Related]
20. Steep-slope hysteresis-free negative capacitance MoS
Si M; Su CJ; Jiang C; Conrad NJ; Zhou H; Maize KD; Qiu G; Wu CT; Shakouri A; Alam MA; Ye PD
Nat Nanotechnol; 2018 Jan; 13(1):24-28. PubMed ID: 29255287
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
