These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

236 related articles for article (PubMed ID: 32131395)

  • 1. A Model-Based Design Floating-Point Accumulator. Case of Study: FPGA Implementation of a Support Vector Machine Kernel Function.
    Bassoli M; Bianchi V; De Munari I
    Sensors (Basel); 2020 Mar; 20(5):. PubMed ID: 32131395
    [TBL] [Abstract][Full Text] [Related]  

  • 2. Low-Power Hardware Implementation of a Support Vector Machine Training and Classification for Neural Seizure Detection.
    Elhosary H; Zakhari MH; Elgammal MA; Abd El Ghany MA; Salama KN; Mostafa H
    IEEE Trans Biomed Circuits Syst; 2019 Dec; 13(6):1324-1337. PubMed ID: 31613779
    [TBL] [Abstract][Full Text] [Related]  

  • 3. Extending the BEAGLE library to a multi-FPGA platform.
    Jin Z; Bakos JD
    BMC Bioinformatics; 2013 Jan; 14():25. PubMed ID: 23331707
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Quantization-Aware NN Layers with High-throughput FPGA Implementation for Edge AI.
    Pistellato M; Bergamasco F; Bigaglia G; Gasparetto A; Albarelli A; Boschetti M; Passerone R
    Sensors (Basel); 2023 May; 23(10):. PubMed ID: 37430583
    [TBL] [Abstract][Full Text] [Related]  

  • 5. Novel cascade FPGA accelerator for support vector machines classification.
    Papadonikolakis M; Bouganis CS
    IEEE Trans Neural Netw Learn Syst; 2012 Jul; 23(7):1040-52. PubMed ID: 24807131
    [TBL] [Abstract][Full Text] [Related]  

  • 6. FPGA-Based Implementation of Stochastic Configuration Networks for Regression Prediction.
    Gao Y; Luan F; Pan J; Li X; He Y
    Sensors (Basel); 2020 Jul; 20(15):. PubMed ID: 32731462
    [TBL] [Abstract][Full Text] [Related]  

  • 7. FPGA implementation of self organizing map with digital phase locked loops.
    Hikawa H
    Neural Netw; 2005; 18(5-6):514-22. PubMed ID: 16095877
    [TBL] [Abstract][Full Text] [Related]  

  • 8. FPGA implementation of Generalized Hebbian Algorithm for texture classification.
    Lin SJ; Hwang WJ; Lee WH
    Sensors (Basel); 2012; 12(5):6244-68. PubMed ID: 22778640
    [TBL] [Abstract][Full Text] [Related]  

  • 9. FPGA Implementation and Evaluation of an Approximate Hilbert Transform-Based Envelope Detector for Ultrasound Imaging Using the DSP Builder Development Tool.
    Assef AA; de Oliveira J; Maia JM; Costa ET
    Annu Int Conf IEEE Eng Med Biol Soc; 2019 Jul; 2019():2813-2816. PubMed ID: 31946478
    [TBL] [Abstract][Full Text] [Related]  

  • 10. A digital architecture for support vector machines: theory, algorithm, and FPGA implementation.
    Anguita D; Boni A; Ridella S
    IEEE Trans Neural Netw; 2003; 14(5):993-1009. PubMed ID: 18244555
    [TBL] [Abstract][Full Text] [Related]  

  • 11. FPGA implementation of neuro-fuzzy system with improved PSO learning.
    Karakuzu C; Karakaya F; Çavuşlu MA
    Neural Netw; 2016 Jul; 79():128-40. PubMed ID: 27136666
    [TBL] [Abstract][Full Text] [Related]  

  • 12. Design of FPGA-Based SHE and SPWM Digital Switching Controllers for 21-Level Cascaded H-Bridge Multilevel Inverter Model.
    Noorsal E; Rongi A; Ibrahim IR; Darus R; Kho D; Setumin S
    Micromachines (Basel); 2022 Jan; 13(2):. PubMed ID: 35208304
    [TBL] [Abstract][Full Text] [Related]  

  • 13. Resource efficient hardware architecture for fast computation of running max/min filters.
    Torres-Huitzil C
    ScientificWorldJournal; 2013; 2013():108103. PubMed ID: 24288456
    [TBL] [Abstract][Full Text] [Related]  

  • 14. EDSSA: An Encoder-Decoder Semantic Segmentation Networks Accelerator on OpenCL-Based FPGA Platform.
    Huang H; Wu Y; Yu M; Shi X; Qiao F; Luo L; Wei Q; Liu X
    Sensors (Basel); 2020 Jul; 20(14):. PubMed ID: 32708851
    [TBL] [Abstract][Full Text] [Related]  

  • 15. An Ultralow-Power Real-Time Machine Learning Based fNIRS Motion Artifacts Detection.
    Ercan R; Xia Y; Zhao Y; Loureiro R; Yang S; Zhao H
    IEEE Trans Very Large Scale Integr VLSI Syst; 2024 Apr; 32(4):763-773. PubMed ID: 38765316
    [TBL] [Abstract][Full Text] [Related]  

  • 16. VHDL Descriptions for the FPGA Implementation of PWL-Function-Based Multi-Scroll Chaotic Oscillators.
    Tlelo-Cuautle E; Quintas-Valles AJ; de la Fraga LG; Rangel-Magdaleno JJ
    PLoS One; 2016; 11(12):e0168300. PubMed ID: 27997930
    [TBL] [Abstract][Full Text] [Related]  

  • 17. Programmable logic controller performance enhancement by field programmable gate array based design.
    Patel D; Bhatt J; Trivedi S
    ISA Trans; 2015 Jan; 54():156-68. PubMed ID: 25441219
    [TBL] [Abstract][Full Text] [Related]  

  • 18. Fringe pattern demodulation using the one-dimensional continuous wavelet transform: field-programmable gate array implementation.
    Abid A
    Appl Opt; 2013 Mar; 52(7):1468-71. PubMed ID: 23458800
    [TBL] [Abstract][Full Text] [Related]  

  • 19. Fully Parallel Implementation of Otsu Automatic Image Thresholding Algorithm on FPGA.
    Barros WKP; Dias LA; Fernandes MAC
    Sensors (Basel); 2021 Jun; 21(12):. PubMed ID: 34204291
    [TBL] [Abstract][Full Text] [Related]  

  • 20. FPGA Correlator for Applications in Embedded Smart Devices.
    Moore CH; Lin W
    Biosensors (Basel); 2022 Apr; 12(4):. PubMed ID: 35448296
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 12.