These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

300 related articles for article (PubMed ID: 32179330)

  • 1. SOMprocessor: A high throughput FPGA-based architecture for implementing Self-Organizing Maps and its application to video processing.
    Sousa MAA; Pires R; Del-Moral-Hernandez E
    Neural Netw; 2020 May; 125():349-362. PubMed ID: 32179330
    [TBL] [Abstract][Full Text] [Related]  

  • 2. Dedicated hardware processor and corresponding system-on-chip design for real-time laser speckle imaging.
    Jiang C; Zhang H; Wang J; Wang Y; He H; Liu R; Zhou F; Deng J; Li P; Luo Q
    J Biomed Opt; 2011 Nov; 16(11):116008. PubMed ID: 22112113
    [TBL] [Abstract][Full Text] [Related]  

  • 3. FPGA-based hardware accelerator for SENSE (a parallel MR image reconstruction method).
    Inam O; Basit A; Qureshi M; Omer H
    Comput Biol Med; 2020 Feb; 117():103598. PubMed ID: 32072979
    [TBL] [Abstract][Full Text] [Related]  

  • 4. A full-parallel implementation of Self-Organizing Maps on hardware.
    Dias LA; Damasceno AMP; Gaura E; Fernandes MAC
    Neural Netw; 2021 Nov; 143():818-827. PubMed ID: 34112575
    [TBL] [Abstract][Full Text] [Related]  

  • 5. BioThreads: a novel VLIW-based chip multiprocessor for accelerating biomedical image processing applications.
    Stevens D; Chouliaras V; Azorin-Peris V; Zheng J; Echiadis A; Hu S
    IEEE Trans Biomed Circuits Syst; 2012 Jun; 6(3):257-68. PubMed ID: 23853147
    [TBL] [Abstract][Full Text] [Related]  

  • 6. A Manycore Vision Processor for Real-Time Smart Cameras.
    Silva BAD; Lima AM; Arias-Garcia J; Huebner M; Yudi J
    Sensors (Basel); 2021 Oct; 21(21):. PubMed ID: 34770444
    [TBL] [Abstract][Full Text] [Related]  

  • 7. FPGA implementation of self organizing map with digital phase locked loops.
    Hikawa H
    Neural Netw; 2005; 18(5-6):514-22. PubMed ID: 16095877
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Neural network feature detector for real-time video signal processing.
    Naylor D; Jones S; Myers D; Vincent J
    Int J Neural Syst; 1993 Dec; 4(4):337-49. PubMed ID: 8049797
    [TBL] [Abstract][Full Text] [Related]  

  • 9. A Unified Software/Hardware Scalable Architecture for Brain-Inspired Computing Based on Self-Organizing Neural Models.
    Muliukov AR; Rodriguez L; Miramond B; Khacef L; Schmidt J; Berthet Q; Upegui A
    Front Neurosci; 2022; 16():825879. PubMed ID: 35310103
    [TBL] [Abstract][Full Text] [Related]  

  • 10. FPGA Correlator for Applications in Embedded Smart Devices.
    Moore CH; Lin W
    Biosensors (Basel); 2022 Apr; 12(4):. PubMed ID: 35448296
    [TBL] [Abstract][Full Text] [Related]  

  • 11. Runtime Programmable and Memory Bandwidth Optimized FPGA-Based Coprocessor for Deep Convolutional Neural Network.
    Shah N; Chaudhari P; Varghese K
    IEEE Trans Neural Netw Learn Syst; 2018 Dec; 29(12):5922-5934. PubMed ID: 29993989
    [TBL] [Abstract][Full Text] [Related]  

  • 12. A Novel Hardware Systolic Architecture of a Self-Organizing Map Neural Network.
    Ben Khalifa K; Blaiech AG; Bedoui MH
    Comput Intell Neurosci; 2019; 2019():8212867. PubMed ID: 31065255
    [TBL] [Abstract][Full Text] [Related]  

  • 13. FPGA implementation for real-time background subtraction based on Horprasert model.
    Rodriguez-Gomez R; Fernandez-Sanchez EJ; Diaz J; Ros E
    Sensors (Basel); 2012; 12(1):585-611. PubMed ID: 22368487
    [TBL] [Abstract][Full Text] [Related]  

  • 14. TripleBrain: A Compact Neuromorphic Hardware Core With Fast On-Chip Self-Organizing and Reinforcement Spike-Timing Dependent Plasticity.
    Wang H; He Z; Wang T; He J; Zhou X; Wang Y; Liu L; Wu N; Tian M; Shi C
    IEEE Trans Biomed Circuits Syst; 2022 Aug; 16(4):636-650. PubMed ID: 35802542
    [TBL] [Abstract][Full Text] [Related]  

  • 15. Design Space Exploration of Hardware Spiking Neurons for Embedded Artificial Intelligence.
    Abderrahmane N; Lemaire E; Miramond B
    Neural Netw; 2020 Jan; 121():366-386. PubMed ID: 31593842
    [TBL] [Abstract][Full Text] [Related]  

  • 16. [The design and implementation of video processing system for medical electronic endoscopy].
    Ge JJ; Yan ZZ; Wang MY
    Zhongguo Yi Liao Qi Xie Za Zhi; 2009 Nov; 33(6):391-4. PubMed ID: 20352906
    [TBL] [Abstract][Full Text] [Related]  

  • 17. Efficient phase unwrapping architecture for digital holographic microscopy.
    Hwang WJ; Cheng SC; Cheng CJ
    Sensors (Basel); 2011; 11(10):9160-81. PubMed ID: 22163688
    [TBL] [Abstract][Full Text] [Related]  

  • 18. Designing Deep Learning Hardware Accelerator and Efficiency Evaluation.
    Qi Z; Chen W; Naqvi RA; Siddique K
    Comput Intell Neurosci; 2022; 2022():1291103. PubMed ID: 35875766
    [TBL] [Abstract][Full Text] [Related]  

  • 19. FPNA: interaction between FPGA and neural computation.
    Girau B
    Int J Neural Syst; 2000 Jun; 10(3):243-59. PubMed ID: 11011795
    [TBL] [Abstract][Full Text] [Related]  

  • 20. A Parallel Architecture for the Partitioning Around Medoids (PAM) Algorithm for Scalable Multi-Core Processor Implementation with Applications in Healthcare.
    Mushtaq H; Khawaja SG; Akram MU; Yasin A; Muzammal M; Khalid S; Khan SA
    Sensors (Basel); 2018 Nov; 18(12):. PubMed ID: 30477277
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 15.