159 related articles for article (PubMed ID: 32604487)
1. Analysis of CMOS Logic Inverter Based on Gate-All-Around Field-Effect Transistors with the Strained-Silicon Layer for Improving the Switching Performances.
Lee SH; Cho MS; Jung JH; Jang WD; Mun HJ; Jang J; Bae JH; Kang IM
J Nanosci Nanotechnol; 2020 Nov; 20(11):6632-6637. PubMed ID: 32604487
[TBL] [Abstract][Full Text] [Related]
2. Design and Simulation of Logic-In-Memory Inverter Based on a Silicon Nanowire Feedback Field-Effect Transistor.
Baek E; Son J; Cho K; Kim S
Micromachines (Basel); 2022 Apr; 13(4):. PubMed ID: 35457895
[TBL] [Abstract][Full Text] [Related]
3. Vertical Ge/Si Core/Shell Nanowire Junctionless Transistor.
Chen L; Cai F; Otuonye U; Lu WD
Nano Lett; 2016 Jan; 16(1):420-6. PubMed ID: 26674542
[TBL] [Abstract][Full Text] [Related]
4. High performance Si nanowire field-effect-transistors based on a CMOS inverter with tunable threshold voltage.
Van NH; Lee JH; Sohn JI; Cha SN; Whang D; Kim JM; Kang DJ
Nanoscale; 2014 May; 6(10):5479-83. PubMed ID: 24727896
[TBL] [Abstract][Full Text] [Related]
5. High-Performance P- and N-Type SiGe/Si Strained Super-Lattice FinFET and CMOS Inverter: Comparison of Si and SiGe FinFET.
Yao YJ; Yang CR; Tseng TY; Chang HJ; Lin TJ; Luo GL; Hou FJ; Wu YC; Chang-Liao KS
Nanomaterials (Basel); 2023 Apr; 13(8):. PubMed ID: 37110895
[TBL] [Abstract][Full Text] [Related]
6. III-V Nanowire Complementary Metal-Oxide Semiconductor Transistors Monolithically Integrated on Si.
Svensson J; Dey AW; Jacobsson D; Wernersson LE
Nano Lett; 2015 Dec; 15(12):7898-904. PubMed ID: 26595174
[TBL] [Abstract][Full Text] [Related]
7. Analysis of Logic Inverter Based on Polycrystalline Silicon with Single Grain Boundary.
Mun HJ; Cho MS; Jung JH; Jang WD; Lee SH; Jang J; Bae JH; Kang IM
J Nanosci Nanotechnol; 2020 Nov; 20(11):6616-6621. PubMed ID: 32604484
[TBL] [Abstract][Full Text] [Related]
8. Design and Optimization of Germanium-Based Gate-Metal-Core Vertical Nanowire Tunnel FET.
Jang WD; Yoon YJ; Cho MS; Jung JH; Lee SH; Jang J; Bae JH; Kang IM
Micromachines (Basel); 2019 Oct; 10(11):. PubMed ID: 31683726
[TBL] [Abstract][Full Text] [Related]
9. Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around.
Guerfi Y; Larrieu G
Nanoscale Res Lett; 2016 Dec; 11(1):210. PubMed ID: 27094824
[TBL] [Abstract][Full Text] [Related]
10. Coherently Strained Si-SixGe1-x Core-Shell Nanowire Heterostructures.
Dillen DC; Wen F; Kim K; Tutuc E
Nano Lett; 2016 Jan; 16(1):392-8. PubMed ID: 26606651
[TBL] [Abstract][Full Text] [Related]
11. Ultralow power complementary inverter circuits using axially doped p- and n-channel Si nanowire field effect transistors.
Van NH; Lee JH; Whang D; Kang DJ
Nanoscale; 2016 Jun; 8(23):12022-8. PubMed ID: 27240692
[TBL] [Abstract][Full Text] [Related]
12. Mode tunable p-type Si nanowire transistor based zero drive load logic inverter.
Moon KJ; Lee TI; Lee SH; Han YU; Ham MH; Myoung JM
Chem Commun (Camb); 2012 Jul; 48(58):7307-9. PubMed ID: 22711254
[TBL] [Abstract][Full Text] [Related]
13. Controllable Threshold Voltage in Organic Complementary Logic Circuits with an Electron-Trapping Polymer and Photoactive Gate Dielectric Layer.
Dao TT; Sakai H; Nguyen HT; Ohkubo K; Fukuzumi S; Murata H
ACS Appl Mater Interfaces; 2016 Jul; 8(28):18249-55. PubMed ID: 27348479
[TBL] [Abstract][Full Text] [Related]
14. Enhanced Electron Mobility in Nonplanar Tensile Strained Si Epitaxially Grown on Si
Wen F; Tutuc E
Nano Lett; 2018 Jan; 18(1):94-100. PubMed ID: 29185763
[TBL] [Abstract][Full Text] [Related]
15. The Effect of Doping on the Digital Etching of Silicon-Selective Silicon-Germanium Using Nitric Acids.
Li Y; Zhu H; Kong Z; Zhang Y; Ai X; Wang G; Wang Q; Liu Z; Lu S; Xie L; Huang W; Liu Y; Li C; Li J; Lin H; Su J; Zeng C; Radamson HH
Nanomaterials (Basel); 2021 May; 11(5):. PubMed ID: 34063569
[TBL] [Abstract][Full Text] [Related]
16. New ternary inverter with memory function using silicon feedback field-effect transistors.
Son J; Cho K; Kim S
Sci Rep; 2022 Jul; 12(1):12907. PubMed ID: 35902615
[TBL] [Abstract][Full Text] [Related]
17. Simulation of Total Ionizing Dose Effects Technique for CMOS Inverter Circuit.
Gao T; Yin C; Chen Y; Chen R; Yan C; Liu H
Micromachines (Basel); 2023 Jul; 14(7):. PubMed ID: 37512749
[TBL] [Abstract][Full Text] [Related]
18. GaN-based complementary inverter logic gate using InGaN/GaN superlattice capped enhancement-mode field-effect-transistors.
Jha J; Ganguly S; Saha D
Nanotechnology; 2021 May; 32(31):. PubMed ID: 33902018
[TBL] [Abstract][Full Text] [Related]
19. High-gain subnanowatt power consumption hybrid complementary logic inverter with WSe2 nanosheet and ZnO nanowire transistors on glass.
Shokouh SH; Pezeshki A; Ali Raza SR; Lee HS; Min SW; Jeon PJ; Shin JM; Im S
Adv Mater; 2015 Jan; 27(1):150-6. PubMed ID: 25377731
[TBL] [Abstract][Full Text] [Related]
20. Threshold Voltage Adjustment by Varying Ge Content in SiGe p-Channel for Single Metal Shared Gate Complementary FET (CFET).
Sun CJ; Wu CH; Yao YJ; Lin SW; Yan SC; Lin YW; Wu YC
Nanomaterials (Basel); 2022 Oct; 12(20):. PubMed ID: 36296902
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
