121 related articles for article (PubMed ID: 32604535)
1. Line-Edge Roughness on Fin-Field-Effect-Transistor Performance for 7-nm and 5-nm Patterns.
Kim SK
J Nanosci Nanotechnol; 2020 Nov; 20(11):6912-6915. PubMed ID: 32604535
[TBL] [Abstract][Full Text] [Related]
2. Line-Edge Roughness from Extreme Ultraviolet Lithography to Fin-Field-Effect-Transistor: Computational Study.
Kim SK
Micromachines (Basel); 2021 Nov; 12(12):. PubMed ID: 34945342
[TBL] [Abstract][Full Text] [Related]
3. About the influence of Line Edge Roughness on measured effective-CD.
Bilski B; Frenner K; Osten W
Opt Express; 2011 Oct; 19(21):19967-72. PubMed ID: 21997006
[TBL] [Abstract][Full Text] [Related]
4. Electrical characteristic fluctuation of 16-nm-gate trapezoidal bulk FinFET devices with fixed top-fin width induced by random discrete dopants.
Huang WT; Li Y
Nanoscale Res Lett; 2015; 10():116. PubMed ID: 25897299
[TBL] [Abstract][Full Text] [Related]
5. Can ultra-thin Si FinFETs work well in the sub-10 nm gate-length region?
Liu S; Yang J; Xu L; Li J; Yang C; Li Y; Shi B; Pan Y; Xu L; Ma J; Yang J; Lu J
Nanoscale; 2021 Mar; 13(10):5536-5544. PubMed ID: 33688887
[TBL] [Abstract][Full Text] [Related]
6. Development and Analysis of a Three-Fin Trigate Q-FinFET for a 3 nm Technology Node with a Strained-Silicon Channel System.
Nanda S; Dhar RS; Awwad F; Hussein MI
Nanomaterials (Basel); 2023 May; 13(10):. PubMed ID: 37242078
[TBL] [Abstract][Full Text] [Related]
7. Stochastic simulation studies of line-edge roughness in block copolymer lithography.
Kim SK
J Nanosci Nanotechnol; 2014 Aug; 14(8):6143-5. PubMed ID: 25936074
[TBL] [Abstract][Full Text] [Related]
8. Reducing Off-State and Leakage Currents by Dielectric Permittivity-Graded Stacked Gate Oxides on Trigate FinFETs: A TCAD Study.
Ülkü A; Uçar E; Serin RB; Kaçar R; Artuç M; Menşur E; Oral AY
Micromachines (Basel); 2024 May; 15(6):. PubMed ID: 38930696
[TBL] [Abstract][Full Text] [Related]
9. Effect of the Curved Fin Top Edge on the Electrical Characteristics of FinFETs.
Ahn J; Kim TW
J Nanosci Nanotechnol; 2018 Mar; 18(3):1837-1840. PubMed ID: 29448668
[TBL] [Abstract][Full Text] [Related]
10. Novel 14-nm Scallop-Shaped FinFETs (S-FinFETs) on Bulk-Si Substrate.
Xu W; Yin H; Ma X; Hong P; Xu M; Meng L
Nanoscale Res Lett; 2015 Dec; 10(1):958. PubMed ID: 26055484
[TBL] [Abstract][Full Text] [Related]
11. Modelling of nanoscale multi-gate transistors affected by atomistic interface roughness.
Nagy D; Aldegunde M; Elmessary MA; García-Loureiro AJ; Seoane N; Kalna K
J Phys Condens Matter; 2018 Apr; 30(14):144006. PubMed ID: 29465038
[TBL] [Abstract][Full Text] [Related]
12. A Multi-Method Simulation Toolbox to Study Performance and Variability of Nanowire FETs.
Seoane N; Nagy D; Indalecio G; Espiñeira G; Kalna K; García-Loureiro A
Materials (Basel); 2019 Jul; 12(15):. PubMed ID: 31357496
[TBL] [Abstract][Full Text] [Related]
13. Effects of Random Nanosized TiN Grain on Characteristic of Gate-All-Around FinFETs with Ferroelectric HZO Layer.
Li Y; Chuang MH; Tsai YC
Nanoscale Res Lett; 2022 Jan; 17(1):16. PubMed ID: 35061127
[TBL] [Abstract][Full Text] [Related]
14. Modeling of line roughness and its impact on the diffraction intensities and the reconstructed critical dimensions in scatterometry.
Gross H; Henn MA; Heidenreich S; Rathsfeld A; Bär M
Appl Opt; 2012 Oct; 51(30):7384-94. PubMed ID: 23089796
[TBL] [Abstract][Full Text] [Related]
15. Plasmonic lithography for the fabrication of surface nanostructures with a feature size down to 9 nm.
Gao P; Pu M; Ma X; Li X; Guo Y; Wang C; Zhao Z; Luo X
Nanoscale; 2020 Jan; 12(4):2415-2421. PubMed ID: 31750491
[TBL] [Abstract][Full Text] [Related]
16. On the Vertically Stacked Gate-All-Around Nanosheet and Nanowire Transistor Scaling beyond the 5 nm Technology Node.
Wong H; Kakushima K
Nanomaterials (Basel); 2022 May; 12(10):. PubMed ID: 35630961
[TBL] [Abstract][Full Text] [Related]
17. Molecular Modeling of EUV Photoresist Revealing the Effect of Chain Conformation on Line-Edge Roughness Formation.
Park J; Lee SG; Vesters Y; Severi J; Kim M; De Simone D; Oh HK; Hur SM
Polymers (Basel); 2019 Nov; 11(12):. PubMed ID: 31766636
[TBL] [Abstract][Full Text] [Related]
18. Threshold voltage fluctuation in 16-nm-gate FinFets induced by random work function of nanosized metal grain.
Li Y; Cheng HW; Hwang CH
J Nanosci Nanotechnol; 2012 Jun; 12(6):4485-8. PubMed ID: 22905489
[TBL] [Abstract][Full Text] [Related]
19. Electrical characteristic fluctuation of 16-nm-gate high-κ/metal gate bulk FinFET devices in the presence of random interface traps.
Hsu SC; Li Y
Nanoscale Res Lett; 2014; 9(1):633. PubMed ID: 25520590
[TBL] [Abstract][Full Text] [Related]
20. Three-Dimensional Nanoscale Mapping of State-of-the-Art Field-Effect Transistors (FinFETs).
Parikh P; Senowitz C; Lyons D; Martin I; Prosa TJ; DiBattista M; Devaraj A; Meng YS
Microsc Microanal; 2017 Oct; 23(5):916-925. PubMed ID: 28854989
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
