174 related articles for article (PubMed ID: 32824238)
1. Analysis of Current Variation with Work Function Variation in L-Shaped Tunnel-Field Effect Transistor.
Kim JH; Kim HW; Song YS; Kim S; Kim G
Micromachines (Basel); 2020 Aug; 11(8):. PubMed ID: 32824238
[TBL] [Abstract][Full Text] [Related]
2. Investigation on Ambipolar Current Suppression Using a Stacked Gate in an L-shaped Tunnel Field-Effect Transistor.
Yu J; Kim S; Ryu D; Lee K; Kim C; Lee JH; Kim S; Park BG
Micromachines (Basel); 2019 Nov; 10(11):. PubMed ID: 31684162
[TBL] [Abstract][Full Text] [Related]
3. Surrounding Channel Nanowire Tunnel Field-Effect Transistor with Dual Gate to Reduce a Hump Phenomenon.
Kwon YS; Lee SH; Kim Y; Kim G; Kim JH; Kim S
J Nanosci Nanotechnol; 2020 Jul; 20(7):4182-4187. PubMed ID: 31968438
[TBL] [Abstract][Full Text] [Related]
4. Design Optimization of Double-Gate Isosceles Trapezoid Tunnel Field-Effect Transistor (DGIT-TFET).
Gu HY; Kim S
Micromachines (Basel); 2019 Mar; 10(4):. PubMed ID: 30935007
[TBL] [Abstract][Full Text] [Related]
5. A Novel Germanium-Around-Source Gate-All-Around tunnelling Field-Effect Transistor for Low-Power Applications.
Han K; Long S; Deng Z; Zhang Y; Li J
Micromachines (Basel); 2020 Feb; 11(2):. PubMed ID: 32028719
[TBL] [Abstract][Full Text] [Related]
6. Design of High Performance Si/SiGe Heterojunction Tunneling FETs with a T-Shaped Gate.
Li W; Liu H; Wang S; Chen S; Yang Z
Nanoscale Res Lett; 2017 Dec; 12(1):198. PubMed ID: 28314362
[TBL] [Abstract][Full Text] [Related]
7. F-Shaped Tunnel Field-Effect Transistor (TFET) for the Low-Power Application.
Yun S; Oh J; Kang S; Kim Y; Kim JH; Kim G; Kim S
Micromachines (Basel); 2019 Nov; 10(11):. PubMed ID: 31717540
[TBL] [Abstract][Full Text] [Related]
8. Demonstration of Fin-Tunnel Field-Effect Transistor with Elevated Drain.
Kim JH; Kim HW; Kim G; Kim S; Park BG
Micromachines (Basel); 2019 Jan; 10(1):. PubMed ID: 30621021
[TBL] [Abstract][Full Text] [Related]
9. Design and Optimization of Germanium-Based Gate-Metal-Core Vertical Nanowire Tunnel FET.
Jang WD; Yoon YJ; Cho MS; Jung JH; Lee SH; Jang J; Bae JH; Kang IM
Micromachines (Basel); 2019 Oct; 10(11):. PubMed ID: 31683726
[TBL] [Abstract][Full Text] [Related]
10. Analysis of Channel Area Fluctuation Effects of Gate-All-Around Tunnel Field-Effect Transistor.
Kang SJ; Park JU; Rim KJ; Kim Y; Kim JH; Kim G; Kim S
J Nanosci Nanotechnol; 2020 Jul; 20(7):4409-4413. PubMed ID: 31968485
[TBL] [Abstract][Full Text] [Related]
11. Work-Function Engineering of Source-Overlapped Dual-Gate Tunnel Field-Effect Transistor.
Lee JC; Ahn TJ; Yu YS
J Nanosci Nanotechnol; 2018 Sep; 18(9):5925-5931. PubMed ID: 29677718
[TBL] [Abstract][Full Text] [Related]
12. Simulation Study of the Double-Gate Tunnel Field-Effect Transistor with Step Channel Thickness.
Zhang M; Guo Y; Zhang J; Yao J; Chen J
Nanoscale Res Lett; 2020 Jun; 15(1):128. PubMed ID: 32542513
[TBL] [Abstract][Full Text] [Related]
13. A T-shaped gate tunneling field effect transistor with negative capacitance, super-steep subthreshold swing.
Li W; Jia Q; Pan Y; Chen X; Yin Y; Wu Y; Wang Y; Wen Y; Wang C; Wang S
Nanotechnology; 2021 Jul; 32(39):. PubMed ID: 34153962
[TBL] [Abstract][Full Text] [Related]
14. High Performance Drain Engineered InGaN Heterostructure Tunnel Field Effect Transistor.
Duan X; Zhang J; Chen J; Zhang T; Zhu J; Lin Z; Hao Y
Micromachines (Basel); 2019 Jan; 10(1):. PubMed ID: 30669609
[TBL] [Abstract][Full Text] [Related]
15. Improving ESD Protection Robustness Using SiGe Source/Drain Regions in Tunnel FET.
Yang Z; Yang Y; Yu N; Liou JJ
Micromachines (Basel); 2018 Dec; 9(12):. PubMed ID: 30545073
[TBL] [Abstract][Full Text] [Related]
16. Transient Analysis of Tunnel Field-Effect Transistor with Raised Drain.
Kim JH; Kim HW; Shin SS; Kim S; Park BG
J Nanosci Nanotechnol; 2019 Oct; 19(10):6212-6216. PubMed ID: 31026939
[TBL] [Abstract][Full Text] [Related]
17. Nanowire gate all around-TFET-based biosensor by considering ambipolar transport.
Reddy NN; Panda DK
Appl Phys A Mater Sci Process; 2021; 127(9):682. PubMed ID: 34429569
[TBL] [Abstract][Full Text] [Related]
18. Study on Single Event Effect Simulation in T-Shaped Gate Tunneling Field-Effect Transistors.
Chong C; Liu H; Wang S; Chen S; Xie H
Micromachines (Basel); 2021 May; 12(6):. PubMed ID: 34074056
[TBL] [Abstract][Full Text] [Related]
19. High performance tunnel field-effect transistor by gate and source engineering.
Huang R; Huang Q; Chen S; Wu C; Wang J; An X; Wang Y
Nanotechnology; 2014 Dec; 25(50):505201. PubMed ID: 25427134
[TBL] [Abstract][Full Text] [Related]
20. Design Optimization of InGaAs/GaAsSb-Based
Kim BG; Seo JH; Yoon YJ; Cho MS; Kang IM
J Nanosci Nanotechnol; 2019 Oct; 19(10):6762-6766. PubMed ID: 31027025
[TBL] [Abstract][Full Text] [Related]
[Next] [New Search]
