These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

132 related articles for article (PubMed ID: 33023233)

  • 1. A Novel Hardware-Software Co-Design and Implementation of the HOG Algorithm.
    Ghaffari S; Soleimani P; Li KF; Capson DW
    Sensors (Basel); 2020 Oct; 20(19):. PubMed ID: 33023233
    [TBL] [Abstract][Full Text] [Related]  

  • 2. Pure FPGA Implementation of an HOG Based Real-Time Pedestrian Detection System.
    Luo JH; Lin CH
    Sensors (Basel); 2018 Apr; 18(4):. PubMed ID: 29649146
    [TBL] [Abstract][Full Text] [Related]  

  • 3. An FPGA-Based Ultra-High-Speed Object Detection Algorithm with Multi-Frame Information Fusion.
    Long X; Hu S; Hu Y; Gu Q; Ishii I
    Sensors (Basel); 2019 Aug; 19(17):. PubMed ID: 31455020
    [TBL] [Abstract][Full Text] [Related]  

  • 4. Real-time FPGA-based implementation of the AKAZE algorithm with nonlinear scale space generation using image partitioning.
    Soleimani P; Capson DW; Li KF
    J Real Time Image Process; 2021; 18(6):2123-2134. PubMed ID: 34868372
    [TBL] [Abstract][Full Text] [Related]  

  • 5. Hardware Acceleration of Digital Pulse Shape Analysis Using FPGAs.
    González C; Ruiz M; Carpeño A; Piñas A; Cano-Ott D; Plaza J; Martinez T; Villamarin D
    Sensors (Basel); 2024 Apr; 24(9):. PubMed ID: 38732830
    [TBL] [Abstract][Full Text] [Related]  

  • 6. A new hardware-efficient algorithm and reconfigurable architecture for image contrast enhancement.
    Huang SC; Chen WC
    IEEE Trans Image Process; 2014 Oct; 23(10):4426-37. PubMed ID: 25148665
    [TBL] [Abstract][Full Text] [Related]  

  • 7. Efficient Hardware Accelerator Design of Non-Linear Optimization Correlative Scan Matching Algorithm in 2D LiDAR SLAM for Mobile Robots.
    Hu A; Yu G; Wang Q; Han D; Zhao S; Liu B; Yu Y; Li Y; Wang C; Zou X
    Sensors (Basel); 2022 Nov; 22(22):. PubMed ID: 36433543
    [TBL] [Abstract][Full Text] [Related]  

  • 8. Resource efficient hardware architecture for fast computation of running max/min filters.
    Torres-Huitzil C
    ScientificWorldJournal; 2013; 2013():108103. PubMed ID: 24288456
    [TBL] [Abstract][Full Text] [Related]  

  • 9. Hardware/Software Co-design of Fractal Features based Fall Detection System.
    Tahir A; Morison G; Skelton DA; Gibson RM
    Sensors (Basel); 2020 Apr; 20(8):. PubMed ID: 32325712
    [TBL] [Abstract][Full Text] [Related]  

  • 10. Lightweight and Real-Time Infrared Image Processor Based on FPGA.
    Wang X; He X; Zhu X; Zheng F; Zhang J
    Sensors (Basel); 2024 Feb; 24(4):. PubMed ID: 38400490
    [TBL] [Abstract][Full Text] [Related]  

  • 11. FPGA-Based Pedestrian Detection for Collision Prediction System.
    Cambuim L; Barros E
    Sensors (Basel); 2022 Jun; 22(12):. PubMed ID: 35746203
    [TBL] [Abstract][Full Text] [Related]  

  • 12. High throughput resource efficient reconfigurable interleaver for MIMO WLAN application.
    Upadhyaya BK; Pramanik PKD; Sanyal SK
    PeerJ Comput Sci; 2021; 7():e581. PubMed ID: 34179450
    [TBL] [Abstract][Full Text] [Related]  

  • 13. Low-Power Hardware Implementation of a Support Vector Machine Training and Classification for Neural Seizure Detection.
    Elhosary H; Zakhari MH; Elgammal MA; Abd El Ghany MA; Salama KN; Mostafa H
    IEEE Trans Biomed Circuits Syst; 2019 Dec; 13(6):1324-1337. PubMed ID: 31613779
    [TBL] [Abstract][Full Text] [Related]  

  • 14. Less Data Same Information for Event-Based Sensors: A Bioinspired Filtering and Data Reduction Algorithm.
    Barrios-Avilés J; Rosado-Muñoz A; Medus LD; Bataller-Mompeán M; Guerrero-Martínez JF
    Sensors (Basel); 2018 Nov; 18(12):. PubMed ID: 30477237
    [TBL] [Abstract][Full Text] [Related]  

  • 15. A distributed Canny edge detector: algorithm and FPGA implementation.
    Xu Q; Varadarajan S; Chakrabarti C; Karam LJ
    IEEE Trans Image Process; 2014 Jul; 23(7):2944-60. PubMed ID: 24983098
    [TBL] [Abstract][Full Text] [Related]  

  • 16. High-Throughput Line Buffer Microarchitecture for Arbitrary Sized Streaming Image Processing.
    Shi R; Wong JSJ; So HK
    J Imaging; 2019 Mar; 5(3):. PubMed ID: 34460462
    [TBL] [Abstract][Full Text] [Related]  

  • 17. An FPGA Implementation of Deep Spiking Neural Networks for Low-Power and Fast Classification.
    Ju X; Fang B; Yan R; Xu X; Tang H
    Neural Comput; 2020 Jan; 32(1):182-204. PubMed ID: 31703174
    [TBL] [Abstract][Full Text] [Related]  

  • 18. Field programmable gate array based parallel strapdown algorithm design for strapdown inertial navigation systems.
    Li ZT; Wu TJ; Lin CL; Ma LH
    Sensors (Basel); 2011; 11(8):7993-8017. PubMed ID: 22164058
    [TBL] [Abstract][Full Text] [Related]  

  • 19. FPGA-based voltage and current dual drive system for high frame rate electrical impedance tomography.
    Khan S; Manwaring P; Borsic A; Halter R
    IEEE Trans Med Imaging; 2015 Apr; 34(4):888-901. PubMed ID: 25376037
    [TBL] [Abstract][Full Text] [Related]  

  • 20. Embedded Hardware-Efficient Real-Time Classification With Cascade Support Vector Machines.
    Kyrkou C; Bouganis CS; Theocharides T; Polycarpou MM
    IEEE Trans Neural Netw Learn Syst; 2016 Jan; 27(1):99-112. PubMed ID: 26011869
    [TBL] [Abstract][Full Text] [Related]  

    [Next]    [New Search]
    of 7.