These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.
295 related articles for article (PubMed ID: 33149289)
1. Logic-in-memory based on an atomically thin semiconductor. Migliato Marega G; Zhao Y; Avsar A; Wang Z; Tripathi M; Radenovic A; Kis A Nature; 2020 Nov; 587(7832):72-77. PubMed ID: 33149289 [TBL] [Abstract][Full Text] [Related]
3. Two-Dimensional Tunneling Memtransistor with Thin-Film Heterostructure for Low-Power Logic-in-Memory Complementary Metal-Oxide Semiconductor. Zou T; Heo S; Byeon G; Yoo S; Kim M; Reo Y; Kim S; Liu A; Noh YY ACS Nano; 2024 May; 18(21):13849-13857. PubMed ID: 38748609 [TBL] [Abstract][Full Text] [Related]
4. Heterogeneous Integration of Atomically Thin Semiconductors for Non-von Neumann CMOS. Pendurthi R; Jayachandran D; Kozhakhmetov A; Trainor N; Robinson JA; Redwing JM; Das S Small; 2022 Aug; 18(33):e2202590. PubMed ID: 35843869 [TBL] [Abstract][Full Text] [Related]
5. Analyzing Various Structural and Temperature Characteristics of Floating Gate Field Effect Transistors Applicable to Fine-Grain Logic-in-Memory Devices. Cho S; Kim S; Kang M; Baik S; Jeon J Micromachines (Basel); 2024 Mar; 15(4):. PubMed ID: 38675262 [TBL] [Abstract][Full Text] [Related]
6. Multifunctional In-Memory Logics Based on a Dual-Gate Antiambipolar Transistor toward Non-von Neumann Computing Architecture. Shingaya Y; Iwasaki T; Hayakawa R; Nakaharai S; Watanabe K; Taniguchi T; Aimi J; Wakayama Y ACS Appl Mater Interfaces; 2024 Jul; 16(26):33796-33805. PubMed ID: 38910437 [TBL] [Abstract][Full Text] [Related]
7. Dual-Ferroelectric-Coupling-Engineered Two-Dimensional Transistors for Multifunctional In-Memory Computing. Luo ZD; Zhang S; Liu Y; Zhang D; Gan X; Seidel J; Liu Y; Han G; Alexe M; Hao Y ACS Nano; 2022 Feb; 16(2):3362-3372. PubMed ID: 35147405 [TBL] [Abstract][Full Text] [Related]
8. Integrated circuits and logic operations based on single-layer MoS2. Radisavljevic B; Whitwick MB; Kis A ACS Nano; 2011 Dec; 5(12):9934-8. PubMed ID: 22073905 [TBL] [Abstract][Full Text] [Related]
9. Ferroelectric field-effect transistors for logic and in-situ memory applications. Liu L; Hou X; Zhang H; Wang J; Zhou P Nanotechnology; 2020 Jun; 31(42):424007. PubMed ID: 32599566 [TBL] [Abstract][Full Text] [Related]
10. Doping-Free Complementary Logic Gates Enabled by Two-Dimensional Polarity-Controllable Transistors. Resta GV; Balaji Y; Lin D; Radu IP; Catthoor F; Gaillardon PE; De Micheli G ACS Nano; 2018 Jul; 12(7):7039-7047. PubMed ID: 29956911 [TBL] [Abstract][Full Text] [Related]
11. Reconfigurable Logic-in-Memory Computing Based on a Polarity-Controllable Two-Dimensional Transistor. Sheng Z; Dong J; Hu W; Wang Y; Sun H; Zhang DW; Zhou P; Zhang Z Nano Lett; 2023 Jun; 23(11):5242-5249. PubMed ID: 37235483 [TBL] [Abstract][Full Text] [Related]
12. Content-Addressable Memories and Transformable Logic Circuits Based on Ferroelectric Reconfigurable Transistors for In-Memory Computing. Zhao Z; Kang J; Tunga A; Ryu H; Shukla A; Rakheja S; Zhu W ACS Nano; 2024 Jan; 18(4):2763-2771. PubMed ID: 38232763 [TBL] [Abstract][Full Text] [Related]
13. Van der Waals Ferroelectric Semiconductor Field Effect Transistor for In-Memory Computing. Liao J; Wen W; Wu J; Zhou Y; Hussain S; Hu H; Li J; Liaqat A; Zhu H; Jiao L; Zheng Q; Xie L ACS Nano; 2023 Mar; 17(6):6095-6102. PubMed ID: 36912657 [TBL] [Abstract][Full Text] [Related]
17. Stretchable carbon nanotube charge-trap floating-gate memory and logic devices for wearable electronics. Son D; Koo JH; Song JK; Kim J; Lee M; Shim HJ; Park M; Lee M; Kim JH; Kim DH ACS Nano; 2015 May; 9(5):5585-93. PubMed ID: 25897592 [TBL] [Abstract][Full Text] [Related]
18. A Polarization-Switching, Charge-Trapping, Modulated Arithmetic Logic Unit for In-Memory Computing Based on Ferroelectric Fin Field-Effect Transistors. Zhang Z; Luo Y; Cui Y; Yang H; Zhang Q; Xu G; Wu Z; Xiang J; Liu Q; Yin H; Mao S; Wang X; Li J; Zhang Y; Luo Q; Gao J; Xiong W; Liu J; Li Y; Li J; Luo J; Wang W ACS Appl Mater Interfaces; 2022 Feb; 14(5):6967-6976. PubMed ID: 35076195 [TBL] [Abstract][Full Text] [Related]
19. Multifunctional Multigate One-Transistor with Thin Advanced Materials, Logic-in-Memory, and Artificial Synaptic Behaviors. Liu G; Xue Z; Zhang X; Liu Q; Kuang Y; He M; Xu J; Lv M; Xiu H; Zhai G; Liu D; Xia Y; Dai N; Dai M ACS Appl Mater Interfaces; 2023 Dec; 15(48):55957-55964. PubMed ID: 37992220 [TBL] [Abstract][Full Text] [Related]