These tools will no longer be maintained as of December 31, 2024. Archived website can be found here. PubMed4Hh GitHub repository can be found here. Contact NLM Customer Service if you have questions.


BIOMARKERS

Molecular Biopsy of Human Tumors

- a resource for Precision Medicine *

159 related articles for article (PubMed ID: 33396607)

  • 21. Hardware-Efficient Stochastic Binary CNN Architectures for Near-Sensor Computing.
    Parmar V; Penkovsky B; Querlioz D; Suri M
    Front Neurosci; 2021; 15():781786. PubMed ID: 35069101
    [TBL] [Abstract][Full Text] [Related]  

  • 22. FPGA implementation of self organizing map with digital phase locked loops.
    Hikawa H
    Neural Netw; 2005; 18(5-6):514-22. PubMed ID: 16095877
    [TBL] [Abstract][Full Text] [Related]  

  • 23. Medical Images are Safe - an Enhanced Chaotic Scrambling Approach.
    Mohamed Parvees MY; Abdul Samath J; Parameswaran Bose B
    J Med Syst; 2017 Sep; 41(10):167. PubMed ID: 28900790
    [TBL] [Abstract][Full Text] [Related]  

  • 24. Uniform patterns based area-efficient and accurate stochastic computing finite impulse response filter.
    Ijaz M; Zaidi SAA; Rashid A
    PLoS One; 2021; 16(1):e0245943. PubMed ID: 33503067
    [TBL] [Abstract][Full Text] [Related]  

  • 25. FPGA Realizations of Chaotic Epidemic and Disease Models Including Covid-19.
    Elnawawy M; Aloul F; Sagahyroon A; Elwakil AS; Sayed WS; Said LA; Mohamed SM; Radwan AG
    IEEE Access; 2021; 9():21085-21093. PubMed ID: 34786305
    [TBL] [Abstract][Full Text] [Related]  

  • 26. FPGA-Based Implementation of Stochastic Configuration Networks for Regression Prediction.
    Gao Y; Luan F; Pan J; Li X; He Y
    Sensors (Basel); 2020 Jul; 20(15):. PubMed ID: 32731462
    [TBL] [Abstract][Full Text] [Related]  

  • 27. Efficient BinDCT hardware architecture exploration and implementation on FPGA.
    Ben Abdelali A; Chatti I; Hannachi M; Mtibaa A
    J Adv Res; 2016 Nov; 7(6):909-922. PubMed ID: 27699066
    [TBL] [Abstract][Full Text] [Related]  

  • 28. Hardware-Intrinsic Multi-Layer Security: A New Frontier for 5G Enabled IIoT.
    Al-Aqrabi H; Johnson AP; Hill R; Lane P; Alsboui T
    Sensors (Basel); 2020 Mar; 20(7):. PubMed ID: 32244458
    [TBL] [Abstract][Full Text] [Related]  

  • 29. Brain-Inspired Hardware Solutions for Inference in Bayesian Networks.
    Bagheriye L; Kwisthout J
    Front Neurosci; 2021; 15():728086. PubMed ID: 34924925
    [TBL] [Abstract][Full Text] [Related]  

  • 30. Customizable FPGA-Based Hardware Accelerator for Standard Convolution Processes Empowered with Quantization Applied to LiDAR Data.
    Silva J; Pereira P; Machado R; Névoa R; Melo-Pinto P; Fernandes D
    Sensors (Basel); 2022 Mar; 22(6):. PubMed ID: 35336357
    [TBL] [Abstract][Full Text] [Related]  

  • 31. A High-Performance and Cost-Effective Field Programmable Gate Array-Based Motor Drive Emulator.
    Hernandez J; Rangel-Magdaleno JJ; Morales-Caporal R
    Micromachines (Basel); 2023 Sep; 14(10):. PubMed ID: 37893301
    [TBL] [Abstract][Full Text] [Related]  

  • 32. CORDIC-Based General Multiple Fading Generator for Wireless Channel Digital Twin.
    Fang C; Mao K; Fang S; Zhao Z; Hua B; Liu T; Zhu Q
    Sensors (Basel); 2023 Mar; 23(5):. PubMed ID: 36904913
    [TBL] [Abstract][Full Text] [Related]  

  • 33. Edge computing in space: Field programmable gate array-based solutions for spectral and probabilistic analysis of time series.
    Opincariu L; Deak N; Creţ O; Echim M; Munteanu C; Văcariu L
    Rev Sci Instrum; 2019 Nov; 90(11):114501. PubMed ID: 31779398
    [TBL] [Abstract][Full Text] [Related]  

  • 34. The role of the asymptotic dynamics in the design of FPGA-based hardware implementations of gIF-type neural networks.
    Rostro-Gonzalez H; Cessac B; Girau B; Torres-Huitzil C
    J Physiol Paris; 2011; 105(1-3):91-7. PubMed ID: 21964248
    [TBL] [Abstract][Full Text] [Related]  

  • 35. FPNA: interaction between FPGA and neural computation.
    Girau B
    Int J Neural Syst; 2000 Jun; 10(3):243-59. PubMed ID: 11011795
    [TBL] [Abstract][Full Text] [Related]  

  • 36. Properties making a chaotic system a good pseudo random number generator.
    Falcioni M; Palatella L; Pigolotti S; Vulpiani A
    Phys Rev E Stat Nonlin Soft Matter Phys; 2005 Jul; 72(1 Pt 2):016220. PubMed ID: 16090079
    [TBL] [Abstract][Full Text] [Related]  

  • 37. Design of a cryptographically secure pseudo random number generator with grammatical evolution.
    Ryan C; Kshirsagar M; Vaidya G; Cunningham A; Sivaraman R
    Sci Rep; 2022 May; 12(1):8602. PubMed ID: 35597791
    [TBL] [Abstract][Full Text] [Related]  

  • 38. Random-telegraph-noise-enabled true random number generator for hardware security.
    Brown J; Zhang JF; Zhou B; Mehedi M; Freitas P; Marsland J; Ji Z
    Sci Rep; 2020 Oct; 10(1):17210. PubMed ID: 33057091
    [TBL] [Abstract][Full Text] [Related]  

  • 39. Improved Learning Performance of Hardware Self-Organizing Map Using a Novel Neighborhood Function.
    Hikawa H; Maeda Y
    IEEE Trans Neural Netw Learn Syst; 2015 Nov; 26(11):2861-73. PubMed ID: 26484943
    [TBL] [Abstract][Full Text] [Related]  

  • 40. An Energy-Efficient Bayesian Neural Network Implementation Using Stochastic Computing Method.
    Jia X; Gu H; Liu Y; Yang J; Wang X; Pan W; Zhang Y; Cotofana S; Zhao W
    IEEE Trans Neural Netw Learn Syst; 2024 Sep; 35(9):12913-12923. PubMed ID: 37134041
    [TBL] [Abstract][Full Text] [Related]  

    [Previous]   [Next]    [New Search]
    of 8.